## SMALL, GENERAL-PURPOSE 4-BIT SINGLE-CHIP MICROCONTROLLERS

The $\mu \mathrm{PD} 17145(\mathrm{~A} 1)$, 17147(A1), and 17149(A1) are 4-bit single-chip microcontrollers integrating an 8-bit A/D converter ( 4 channels), a timer function ( 3 channels), and a serial interface.

These microcontrollers employ a CPU of the general-purpose register type that can execute direct memory operations and direct memory-to-memory data transfer for efficient programming. All the instructions consist of 16 bits per word.

In addition, a one-time PROM version, the $\mu$ PD17P149, is also available for program evaluation.

The functions of these microcontrollers are described in detail in the following User's Manual. Be sure to read the following manual when designing your system:
$\mu$ PD17145 Subseries User's Manual: IEU-1383

## FEATURES

- 17 K architecture
- Program memory (ROM)
- Data memory (RAM)
- External interrupt
- Instruction execution time
- 8-bit A/D converter
- Timer
- Serial interface
- POC circuit (mask option)
- Operating voltage
- Operating temperature
: General-purpose register type : Instruction length fixed to 16 bits
$: \mu \mathrm{PD} 17145(\mathrm{~A} 1): 2 \mathrm{~KB}(1024 \times 16$ bits $)$
$: \mu \mathrm{PD} 17147(\mathrm{~A} 1): 4 \mathrm{~KB}(2048 \times 16 \mathrm{bits})$
$: \mu \mathrm{PD} 17149(\mathrm{~A} 1): 8 \mathrm{~KB}(4096 \times 16$ bits $)$
$: 110 \times 4$ bits
: 1 (INT pin, with sense input)
: $2 \mu \mathrm{~s}$ (at 8 MHz : ceramic oscillation)
: 4 channels, absolute accuracy: $\pm 1.5$ LSB MAX. (VDD $=4.0$ to 5.5 V )
: 3 channels
: 1 channel (clocked 3-wire)
: VDD $=2.7$ to 5.5 V (at 400 kHz to 2 MHz )
: VDD $=4.5$ to 5.5 V (at 400 kHz to 8 MHz )
: $\mathrm{T}_{\mathrm{a}}=-40$ to $+110^{\circ} \mathrm{C}$


## APPLICATIONS

Automotive electronics, etc.

Unless contextually excluded, references in this data sheet to the $\mu$ PD17149 (A1) mean the $\mu$ PD17145 (A1) and $\mu$ PD17147 (A1).

The information in this document is subject to change without notice.

## ORDERING INFORMATION

| Part Number | Package | Quality Grade |
| :---: | :---: | :---: |
| $\mu \mathrm{PD} 17145 \mathrm{CT}(\mathrm{A} 1)-\times \times \times$ | 28-pin plastic shrink DIP (400 mil) | Special |
| $\mu \mathrm{PD} 17145 \mathrm{GT}(\mathrm{A} 1)-\times \times \times$ | 28-pin plastic SOP (375 mil) | Special |
| $\mu \mathrm{PD} 17147 \mathrm{CT}(\mathrm{A} 1)-\times \times \times$ | 28-pin plastic shrink DIP (400 mil) | Special |
| $\mu \mathrm{PD} 17147 \mathrm{GT}(\mathrm{A} 1)-\times \times \times$ | 28-pin plastic SOP (375 mil) | Special |
| $\mu \mathrm{PD} 17149 \mathrm{CT}(\mathrm{A} 1)-\times \times \times$ | 28-pin plastic shrink DIP (400 mil) | Special |
| $\mu \mathrm{PD} 17149 \mathrm{GT}(\mathrm{A} 1)-\times \times \times$ | 28-pin plastic SOP (375 mil) | Special |

Remark $x x x$ indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

## FUNCTION LIST

| Part Number <br> Item | $\mu \mathrm{PD} 17145$ (A1) | $\mu \mathrm{PD} 17147$ (A1) | $\mu \mathrm{PD} 17149$ (A1) |
| :---: | :---: | :---: | :---: |
| ROM capacity | 2 KB (1024 $\times 16$ bits) | $4 \mathrm{~KB}(2048 \times 16$ bits) | $8 \mathrm{~KB}(4096 \times 16 \mathrm{bits})$ |
| RAM capacity | $110 \times 4$ bits |  |  |
| Stack | Address stack $\times 5$, interrupt stack $\times 3$ |  |  |
| I/O ports | $23 \begin{cases}\cdot \text { I/O } & : 20 \\ \cdot \text { Input } & : 2 \\ \left.\cdot \text { Sense input (INT pin }{ }^{\text {Note }}\right) & : 1\end{cases}$ |  |  |
| A/D converter input | 4 channels (shared with port pins), absolute accuracy: $\pm 1.5$ LSB MAX. |  |  |
| Timer | $3 \text { channels }\left\{\begin{array}{l} \cdot 8 \text {-bit timer/counter: } \\ 2 \text { channels (can be used as } 1 \text { channel of } 16 \text {-bit timer) } \\ \cdot 7 \text {-bit basic interval timer: } \\ 1 \text { channel (can be used as watchdog timer) } \end{array}\right.$ |  |  |
| Serial interface | 1 channel (3-wire) |  |  |
| Interrupt | - Multiple interrupt by hardware (3 levels MAX.) <br> - External interrupt (INT): $1\left\{\begin{array}{l}\text { Rising edge, falling edge, or both rising and falling } \\ \text { edges selectable for detection. }\end{array}\right.$ - Internal interrupt: $4\left\{\begin{array}{l}\text { • Timer } 0 \text { (TMO) } \\ \text { • Timer } 1 \text { (TM1) } \\ \text { • Basic interval timer (BTM) } \\ \text { • Serial interface (SIO) }\end{array}\right.$ |  |  |
| Instruction execution time | $2 \mu \mathrm{~s}$ (at 8 MHz , ceramic oscillation) |  |  |
| Standby function | HALT, STOP |  |  |
| POC circuit | Mask option <br> (Can be used in application circuit that operates on $\mathrm{V}_{\mathrm{dD}}=5 \mathrm{~V} \pm 10 \%, 400 \mathrm{kHz}$ to 4 MHz ) |  |  |
| Operating voltage | 2.7 to 5.5 V (at 400 kHz to 2 MHz ) <br> 4.5 to 5.5 V (at 400 kHz to 8 MHz ) |  |  |
| Package | 28-pin plastic shrink DIP ( 400 mil ) <br> 28-pin plastic SOP (375 mil) |  |  |
| One-time PROM version | $\mu \text { PD17P149 }\binom{\text { Quality grade is "standard" and not }(\mathrm{A} 1) .}{\text { Operating temperature range: } \mathrm{T}_{\mathrm{a}}=-40 \text { to }+85^{\circ} \mathrm{C}}$ |  |  |

Note The INT pin is used as an input pin (sense input) when the external interrupt function is not used. The status of this pin is read by using the INT flag of a control register, not by a port register.

Caution The PROM version is functionally compatible with the mask ROM versions but its internal circuit and part of the electrical characteristics are different from those of the mask ROM versions. To replace the PROM version with a mask ROM version, thoroughly conduct application evaluation by using a sample of the mask ROM version.

## PIN CONFIGURATION (Top View)

28-pin plastic shrink DIP ( 400 mil )
28-pin plastic SOP (375 mil)


| $A D C 0-A D C 3 ~_{3}$ | : analog input |
| :---: | :---: |
| GND | : ground |
| INT | : external interrupt input |
| POA to $\mathrm{POA}_{3}$ | : port 0A |
| POBo to POB 3 | : port 0B |
| POC to $\mathrm{POC}_{3}$ | : port 0C |
| POD 0 to POD 3 | : port 0D |
| P0E ${ }^{\text {to }} \mathrm{POE}_{3}$ | : port 0E |
| POF0 and $\mathrm{POF}_{1}$ | : port 0F |
| RESET | : reset input |
| $\overline{R L S}$ | : standby release signal input |
| $\overline{\text { SCK }}$ | : serial clock I/O |
| SI | : serial data input |
| SO | : serial data output |
| TM10UT | : timer 1 output |
| Vdd | : power |
| Vref | : A/D converter reference voltage |
| Xin, Xout | : for system clock oscillation |

## BLOCK DIAGRAM



Notes 1. The ROM capacity of each product is as follows:
$1024 \times 16$ bits: $\mu$ PD17145(A1)
$2048 \times 16$ bits: $\mu$ PD17147(A1)
$4096 \times 16$ bits: $\mu$ PD17149(A1)
2. The stack capacity of each product is as follows:
$5 \times 10$ bits: $\mu$ PD17145(A1)
$5 \times 11$ bits: $\mu \mathrm{PD} 17147(\mathrm{~A} 1)$
$5 \times 12$ bits: $\mu \mathrm{PD} 17149(\mathrm{~A} 1)$

Remark CMOS or N-ch in ( ) indicate the output format of the port.
CMOS: CMOS push-pull output
N-ch : N-ch open-drain output

## CONTENTS

1. PIN ..... 9
1.1. Pin Function ..... 9
1.2 Equivalent Circuit of Pin ..... 11
1.3 Handling of Unused Pins ..... 15
1.4 Note on Using $\overline{R E S E T}$ and POFo/RLS Pins ..... 16
2. PROGRAM MEMORY (ROM) ..... 17
2.1 Configuration of Program Memory ..... 17
3. PROGRAM COUNTER (PC) ..... 18
3.1 Configuration of Program Counter ..... 18
3.2 Operation of Program Counter ..... 18
4. STACK ..... 19
4.1 Configuration of Stack ..... 19
4.2 Stack Function ..... 19
5. DATA MEMORY (RAM) ..... 20
5.1 Configuration of Data Memory ..... 20
6. GENERAL REGISTER (GR) ..... 21
6.1 General Register Pointer (RP) ..... 21
7. SYSTEM REGISTER (SYSREG) ..... 22
7.1 Configuration of System Register ..... 22
8. REGISTER FILE (RF) ..... 24
8.1 Configuration of Register File ..... 24
8.2 Function of Register File ..... 25
9. DATA BUFFER (DBF) ..... 26
9.1 Configuration of Data Buffer ..... 26
9.2 Function of Data Buffer ..... 27
10. ALU BLOCK ..... 28
10.1 Configuration of ALU Block ..... 28
11. PORTS ..... 30
11.1 Port 0A (POA0, POA $\left.1, \mathrm{POA}_{2}, \mathrm{POA}_{3}\right)$ ..... 30
11.2 Port 0B (POB0, P0B1, POB2, POB3) ..... 31
11.3 Port 0C (POC $\left.0 / \mathrm{ADC}_{0}, \mathrm{POC}_{1} / \mathrm{ADC}_{1}, \mathrm{POC}_{2} / \mathrm{ADC}_{2}, \mathrm{POC}_{3} / \mathrm{ADC}_{3}\right)$ ..... 32
11.4 Port 0D (P0Do/ $\left.\overline{\mathrm{SCK}}, \mathrm{POD}_{1} / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}, \mathrm{POD}_{3} / \overline{\mathrm{TM} 1 O U T}\right)$ ..... 33
11.5 Port 0E (POEo, P0E $\left.1, \mathrm{P}_{2} \mathrm{E}_{2}, \mathrm{P}_{0} \mathrm{E}_{3}\right)$ ..... 34
11.6 Port 0F (P0Fo/RLS, $\mathrm{POF}_{1} / \mathrm{V}_{\text {ref }}$ ) ..... 34
12. 8-BIT TIMERS/COUNTERS (TMO, TM1) ..... 35
12.1 Configuration of 8 -Bit Timers/Counters ..... 35
13. BASIC INTERVAL TIMER (BTM) ..... 39
13.1 Configuration of Basic Interval Timer ..... 39
13.2 Registers Controlling Basic Interval Timer ..... 41
13.3 Watchdog Timer Function ..... 43
14. A/D CONVERTER ..... 45
14.1 Configuration of A/D Converter ..... 45
14.2 Function of A/D Converter ..... 46
14.3 Operation of A/D Converter ..... 47
15. SERIAL INTERFACE (SIO) ..... 50
15.1 Function of Serial Interface ..... 50
15.2 Operation Mode of 3-Wire Serial Interface ..... 52
16. INTERRUPT FUNCTION ..... 54
16.1 Types of Interrupt Causes and Vector Addresses ..... 54
16.2 Hardware of Interrupt Control Circuit ..... 55
17. STANDBY FUNCTION ..... 56
17.1 Outline of Standby Function ..... 56
17.2 HALT Mode ..... 58
17.3 STOP Mode ..... 60
18. RESET ..... 63
18.1 Reset Function ..... 63
18.2 Reset Operation ..... 64
19. POC CIRCUIT (MASK OPTION) ..... 65
19.1 Function of POC Circuit ..... 65
19.2 Conditions to Use POC Circuit ..... 66
20. INSTRUCTION SET ..... 67
20.1 Outline of Instruction Set ..... 67
20.2 Legend ..... 68
20.3 Instruction Set ..... 69
20.4 Assembler (AS17K) Embedded Macro Instruction ..... 71
21. ASSEMBLER RESERVED WORDS ..... 72
21.1 Mask Option Directive ..... 72
21.2 Reserved Symbols ..... 74
22. ELECTRICAL SPECIFICATIONS ..... 82
23. CHARACTERISTIC CURVE (REFERENCE VALUE) ..... 88
24. PACKAGE DRAWINGS ..... 90
25. RECOMMENDED SOLDERING CONDITIONS ..... 94
APPENDIX A. FUNCTION COMPARISON BETWEEN $\mu$ PD17145 SUBSERIES AND THE $\mu$ PD17135A AND 17137A ..... 96
APPENDIX B. DEVELOPMENT TOOLS ..... 98

## 1. PIN

### 1.1. Pin Function

| Pin Number | Symbol | Function | Output Format | After Reset |
| :---: | :---: | :---: | :---: | :---: |
| 1 | V ${ }_{\text {d }}$ | Power supply. | - | - |
| 2 | P0F1/Vref | Reference voltage input to port 0 F and $\mathrm{A} / \mathrm{D}$ converter. <br> - Pull-up resistor can be connected by mask option. <br> - POF 1 <br> - Bit 1 of 2-bit input port (POF) <br> - Vref <br> - Reference voltage input pin of $A / D$ converter | Input | Input ( $\mathrm{POF}_{1}$ ) |
| 3 to 6 | $\mathrm{POC}_{3} / \mathrm{ADC}_{3}$ to POCo/ADC0 | Analog input to port $0 C$ and $A / D$ converter. <br> - $\mathrm{POC}_{3}-\mathrm{POC}_{0}$ <br> -4-bit I/O port <br> - Can be set in input or output mode bitwise. <br> - $\mathrm{ADC}_{3}-\mathrm{ADC}_{0}$ <br> - Analog inputs to A/D converter. | CMOS push-pull | Input (P0C) |
| $\begin{gathered} 7 \\ 8 \\ 9 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{POB}_{3} \\ & \mathrm{POB}_{2} \\ & \mathrm{POB}_{1} \\ & \mathrm{POB} \end{aligned}$ | Port 0B. <br> -4-bit I/O port <br> - Can be set in input or output mode in 4-bit units. <br> - Pull-up resistor can be connected in 4-bit units via software. | CMOS push-pull | Input |
| $\begin{aligned} & 11 \\ & 12 \\ & 13 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{POA}_{3} \\ & \mathrm{POA}_{2} \\ & \mathrm{POA}_{1} \\ & \mathrm{POA} \end{aligned}$ | Port 0A. <br> -4-bit I/O port. <br> - Can be set in input or output mode in 4-bit units. <br> - Pull-up resistor can be connected in 4-bit units via software. | CMOS push-pull | Input |
| $\begin{aligned} & 15 \\ & 16 \\ & 17 \\ & 18 \end{aligned}$ | P0E3 <br> P0E2 <br> P0E1 <br> P0E 0 | Port 0E. <br> -4-bit I/O port. <br> - Can be set in input or output mode in 4-bit units. <br> - Pull-up resistor can be connected in 4-bit units via software. | N -ch open-drain | Input |
| 19 <br> 20 <br> 21 <br> 22 | $\mathrm{POD}_{3} / \overline{\mathrm{TM} 10 U T}$ <br> P0D2/SI <br> P0D $1 / \mathrm{SO}$ <br> PODo/ $\overline{S C K}$ | Port 0D that is also used for timer 1 output, serial data input, serial data output, and serial clock I/O. <br> - Pull-up resistor can be connected bitwise via software. <br> - POD ${ }_{3}$-POD <br> -4-bit I/O port. <br> - Can be set in input or output mode bitwise. <br> - TM10UT <br> - Timer 1 output <br> - SI <br> - Serial data input <br> - SO <br> - Serial data output <br> - $\overline{\text { SCK }}$ <br> - Serial clock I/O | N -ch open-drain | Input (P0D) |


| Pin Number | Symbol | Function | Output Format | After Reset |
| :---: | :---: | :---: | :---: | :---: |
| 23 | POFo/RLS | Port OF or standby mode release signal input. <br> - Pull-up resistor can be connected by mask option. <br> - ROF ${ }_{0}$ <br> - Bit 0 of 2-bit input port (POF) <br> - RLS <br> - Standby mode release signal input | Input | Input (P0Fo) |
| 24 | INT | External interrupt request signal input. Also used to release standby mode. <br> - Pull-up resistor can be connected by mask option. | Input | Input |
| 25 | $\overline{\text { RESET }}$ | System reset input. <br> - Pull-up resistor can be connected by mask option. | Input | Input |
| $\begin{aligned} & 26 \\ & 27 \end{aligned}$ | Xout <br> Xin | For system clock oscillation. Connect ceramic resonator across Xin and Xout. | - | - |
| 28 | GND | GND | - | - |

### 1.2 Equivalent Circuit of Pin

The input/output circuit of each pin is shown below, partially simplified.
(1) POA to $\mathrm{POA}_{3}$ and POB to $\mathrm{POB}_{3}$

(2) $\mathrm{POC}_{0} / \mathrm{ADC}_{0}$ to $\mathrm{POC}_{3} / \mathrm{ADC}_{3}$

(3) $\mathrm{POD}_{3} /$ TM1OUT and $\mathrm{POD}_{1} / \mathrm{SO}$

(4) $\mathrm{POD}_{2} / \mathrm{SI}$ and $\mathrm{POD}_{0} / \overline{\mathrm{SCK}}$

(5) $\mathrm{POE}_{0}$ to $\mathrm{POE}_{3}$

(6) $\mathrm{POF} / \overline{\mathrm{RLS}}$

(7) $\mathrm{POF}_{1} / \mathrm{V}_{\text {REF }}$

(8) RESET and INT


### 1.3 Handling of Unused Pins

Handle unused pins as shown in the table below.

Table 1-1. Handling of Unused Pins

| Pin Name |  |  | Handling |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Internally | Externally |
| Port | Input mode | POA, POB, POD, P0E | Connect on-chip pull-up resistor via software. | Open |
|  |  | POC | - | Connect to Vod via pull-up resistor, or to GND via pull-down resistor ${ }^{\text {Note }} 1$. |
|  |  | P0F ${ }_{1}$ | Do not connect on-chip pull-up resistor by mask option. | Directly connect to Vod or GND. |
|  |  |  | Connect on-chip pull-up resistor by mask option. | Open |
|  |  | POFo ${ }^{\text {Note }} 2$ | Do not connect on-chip pull-up resistor by mask option. | Directly connect to GND. |
|  | Output mode | POA, POB, POC (CMOS port) | - | Open |
|  |  | POD <br> (N-ch open-drain port) | Output low level. |  |
|  |  | POE <br> (N-ch open-drain port) | Do not connect pull-up on-chip resistor via software, but output low level. |  |
|  |  |  | Connect on-chip pull-up resistor via software and output high level. |  |
| External interrupt (INT) |  |  | Do not connect on-chip pull-up resistor by mask option. | Directly connect to Vdd or GND. |
|  |  |  | Connect on-chip pull-up resistor by mask option. | Open |
| $\overline{\text { RESETNote }} 3$ <br> (when only internal POC circuit is used) |  |  | Do not connect on-chip pull-up resistor by mask option. | Directly connect to Vod. |
|  |  |  | Connect on chip pull-up resistor by mask option. |  |

Notes 1. Take into consideration the drive capability and current dissipation of a port when the port is externally pulled up or down. To pull up or down the port with a high resistance, exercise care so that noise is not superimposed on the port pin. The appropriate value of the pull-up or pulldown resistor differs depending on the application circuit. Generally, select a resistor of several $10 \mathrm{k} \Omega$.
2. The $P O F o / \overline{R L S}$ pin is also used to set a test mode. When this pin is not used, do not connect a pull-up resistor to it by mask option, but directly connect it to GND.
3. In an application circuit where a high reliability is required, be sure to input the $\overline{R E S E T}$ signal from an external source. The RESET pin is also used to set a test mode. When this pin is not used, directly connect it to Vod.

Caution It is recommended to fix the input/output mode, pull-up resistor by software, and the output level of the pin by repeatedly setting them in each loop of the program.

### 1.4 Note on Using $\overline{R E S E T}$ and POFo/RLS Pins

The $\overline{\operatorname{RESET}}$ and $\mathrm{POF}_{0} / \overline{\mathrm{RLS}}$ pins also have a function to set a test mode in which the internal operation of the $\mu$ PD17149(A1) is tested (for IC test only), in addition to the function described in $\mathbf{1 . 1}$ Pin Function.

If a voltage higher than $V_{D D}$ is applied to these pins, the test mode is set. If a noise higher than VDD is superimposed on these pins during normal operation, therefore, the test mode is set by mistake, affecting normal operation.

If the wiring length of the $\overline{\text { RESET }}$ or P0Fo/RLS pin is too long, for example, noise may be superimposed on the pin.

To prevent this, the wiring length must be kept as short as possible. Otherwise, use a diode or capacitor as shown below.

Connect a low-VF diode between Vdd and $\overline{\text { RESET }}, \mathrm{POF} 0 / \overline{\mathrm{RLS}}$


Connect a capacitor between Vdd and $\overline{\text { RESET }}$, POFo $/ \overline{\text { RLS }}$


## 2. PROGRAM MEMORY (ROM)

Table 2-1 shows the program memory configuration of the $\mu \mathrm{PD} 17145(\mathrm{~A} 1)$, 17147(A1), and 17149(A1).

Table 2-1. Program Memory Configuration

| Part Number | Program Memory Capacity | Program Memory Address |
| :---: | :---: | :---: |
| $\mu$ PD17145(A1) | $2 \mathrm{~KB}(1024 \times 16$ bits $)$ | $0000 \mathrm{H}-03 F F H$ |
| $\mu$ PD17147(A1) | $4 \mathrm{~KB}(2048 \times 16$ bits $)$ | $0000 \mathrm{H}-07 \mathrm{FFH}$ |
| $\mu$ PD17149(A1) | $8 \mathrm{~KB}(4096 \times 16$ bits $)$ | $0000 \mathrm{H}-0 \mathrm{FFFH}$ |

The program memory stores programs and constant data tables.
The program memory is addressed by the program counter.
Addresses $0000 \mathrm{H}-0005 \mathrm{H}$ are allocated to a reset start address and various interrupt vector addresses.

### 2.1 Configuration of Program Memory

Figure 2-1 shows the program memory map. The program memory is divided in units called "pages" each of which consists of 2 K steps with one step made up of 16 bits.

Addresses $0000 \mathrm{H}-07 \mathrm{FFH}$ (page 0 ) of the program memory can be specified by the direct subroutine call instruction. The entire address range of the program memory, $0000 \mathrm{H}-0 \mathrm{FFFH}$, can be specified by the branch, indirect subroutine call, and table reference instructions.

Figure 2-1. Program Memory Map


## 3. PROGRAM COUNTER (PC)

The program counter is used to address the program memory.

### 3.1 Configuration of Program Counter

The program counter is a 10-/11-/12-bit binary counter as shown in Figure 3-1.

Figure 3-1. Program Counter


### 3.2 Operation of Program Counter

Usually, the contents of the program counter are automatically incremented each time an instruction has been executed. When reset has been effected, when a branch, subroutine call, return, or table reference instruction has been executed, or when an interrupt has been acknowledged, the address of the program memory to be executed next is set to the program counter.

Figure 3-2. Value of Program Counter after Instruction Execution

| Bit of Program Counter |  |  |  |  | Value | Pro | ram | unter |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| At reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BR addr | 0 | Value specified by addr |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |
| CALL addr | 0 |  |  |  |  |  |  |  |  |  |  |  |
| BR @AR <br> CALL @AR <br> (MOVT DBF, @AR) | Contents of address register (AR) |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET | Contents of address stack indicated by stack pointer (return address) |  |  |  |  |  |  |  |  |  |  |  |
| RETSK |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RETI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| When interrupt is acknowledged | Vector address of each interrupt |  |  |  |  |  |  |  |  |  |  |  |

Remark The $\mu$ PD17145(A1) does not have PC11 and PC10. The $\mu$ PD17147(A1) does not have PC11.

## 4. STACK

The stack is a register to which the return address of the program or the contents of the system registers, which are described later, are saved when a subroutine call instruction is executed or when an interrupt is acknowledged.

### 4.1 Configuration of Stack

Figure 4-1 shows the configuration of the stack.
The stack consists of a 3-bit binary counter, stack pointer (SP), five 10-bit ( $\mu$ PD17145(A1)), 11-bit ( $\mu$ PD17147(A1)), or 12-bit ( $\mu$ PD17149(A1)) address stack registers (ASRs), and three 5 -bit interrupt stack registers (INTSKs).

Figure 4-1. Configuration of Stack


### 4.2 Stack Function

The stack is used to save a return address when the subroutine call or table reference instruction is executed. When an interrupt is acknowledged, the return address of the program and the contents of the program status word (PSWORD) are automatically saved to the stack. After they are saved to the stack, all the bits of PSWORD are cleared to 0 .

## 5. DATA MEMORY (RAM)

The data memory is used to store data for operation and control. Data can always be written to or read from this memory by using an instruction.

### 5.1 Configuration of Data Memory

The data memory is assigned addresses each consisting of 7 bits. The higher 3 bits of an address are called a "row address", while the lower 4 bits are called a "column address".

Take address 1 AH for example. The row address of this address is 1 H and the column address is 0 AH .
One address consists of 4 bits (= 1 nibble) of memory.
The data memory consists of an area to which the user can save data, and areas to which special functions are allocated in advance. These areas are:

- System register (SYSREG) (Refer to 7. SYSTEM REGISTER (SYSREG).)
- Data buffer (DBF)
- Port register
(Refer to 9. DATA BUFFER (DBF).)
(Refer to 11. PORT.)

Figure 5-1. Configuration of Data Memory


## 6. GENERAL REGISTER (GR)

As its name implies, the general register is used for general purposes such as data transfer and operation.
The general register of the 17K series is not a fixed area, but an area specified on the data memory by using the general register pointer (RP). Therefore, a part of the data memory area can be specified as a general register as necessary, so that data can be transferred between data memory areas and the data in the data memory can be operated with a single instruction.

### 6.1 General Register Pointer (RP)

RP is a pointer that specifies part of the data memory as the general register. RP specifies the bank and row addresses of a data memory area that is to be specified as the general register. Consisting of a total of 7 bits, RP is assigned to $7 \mathrm{DH}(\mathrm{RPH})$ and $7 \mathrm{EH}(\mathrm{RPL})$, and the higher 3 bits of the system register (refer to 7. SYSTEM REGISTER (SYSREG)).

RPH specifies a bank, and RPL specifies a data memory row address.

Figure 6-1. Configuration of General Register Pointer


## 7. SYSTEM REGISTER (SYSREG)

The system register (SYSREG) is a register that directly controls the CPU, and is located on the data memory.

### 7.1 Configuration of System Register

Figure 7-1 shows the location of the system register on the data memory. As shown in this figure, the system register is located at addresses $74 \mathrm{H}-7 \mathrm{FH}$ of the data memory.

Because the system register is located on the data memory, it can be manipulated by all the data memory manipulation instructions. It is therefore possible to specify the system register as a general register.

Figure 7-1. Location of System Register on Data Memory


Figure $7-2$ shows the configuration of the system register. As shown in this figure, the system register consists of the following seven registers:

- Address register (AR)
- Window register (WR)
- Bank register (BANK)
- Index register (IX)
- Data memory row address pointer
(MP)
- General register pointer
(RP)
- Program status word
(PSWORD)

Figure 7-2. Configuration of System Register


Notes 1. 0 in this field means that the bit is "fixed to 0 ".
2. $\mathrm{b}_{3}$ and $\mathrm{b}_{2}$ of AR 2 of the $\mu \mathrm{PD} 17145(\mathrm{~A} 1)$ are fixed to 0 . $\mathrm{b}_{3}$ of AR 2 of the $\mu \mathrm{PD} 17147(\mathrm{~A} 1)$ is fixed to 0 .

## 8. REGISTER FILE (RF)

The register file is a register that mainly sets the conditions of the peripheral hardware.

### 8.1 Configuration of Register File

### 8.1.1 Configuration of register file

Figure 8-1 shows the configuration of the register file.
As shown in this figure, the register file consists of 128 nibbles ( $128 \times 4$ bits). Like the data memory, the register file is assigned addresses in 4-bit units, with row addresses $0 \mathrm{H}-7 \mathrm{H}$ and column addresses $0 \mathrm{H}-0 \mathrm{FH}$.

Addresses $00 \mathrm{H}-3 \mathrm{FH}$ of the register file are called a control register.

Figure 8-1. Configuration of Register File


### 8.1.2 Register file and data memory

Figure 8-2 shows the relationships between the register file and data memory.
As shown in this figure, addresses 40 H to 7 FH of the register file overlaps the data memory.
It seems from the program as if addresses 40 H to 7 FH of the data memory exist at addresses $40 \mathrm{H}-7 \mathrm{FH}$ of the register file.

Figure 8-2. Relationships between Register File and Data Memory


### 8.2 Function of Register File

### 8.2.1 Function of register file

The register file is a collection of registers that set the conditions of the peripheral hardware by using the PEEK or POKE instruction.

The registers that control the peripheral hardware are allocated to addresses $00 \mathrm{H}-3 \mathrm{FH}$. These registers are called control registers.

Addresses $40 \mathrm{H}-7 \mathrm{FH}$ of the register file overlap the ordinary data memory. These addresses can therefore be read or written by not only the MOV instruction but also the PEEK and POKE instructions.

### 8.2.2 Functions of control registers

The control registers are used to set the conditions of the peripheral hardware listed below.
For the details of the peripheral hardware and control registers, refer to the description of each peripheral hardware.

- Port
- 8-bit timers/counters (TM0, TM1)
- Basic interval timer (BTM)
- A/D converter
- Serial interface (SIO)
- Interrupt function
- Stack pointer (SP)


## 9. DATA BUFFER (DBF)

The data buffer consists of 4 nibbles allocated to addresses $0 \mathrm{CH}-0 \mathrm{FH}$ of BANKO of the data memory.
This area is a data storage area that transfers data with the peripheral hardware of the CPU (address register, serial interface, timers 0 and 1, and A/D converter) by using the GET or PUT instruction. Moreover, the constants on the program memory can be read to the data buffer by using the MOVT DBF, @AR instruction.

### 9.1 Configuration of Data Buffer

Figure 9-1 shows the location of the data buffer on the data memory.
As shown in this figure, the data buffer is allocated addresses $0 \mathrm{CH}-0 \mathrm{FH}$ of the data memory, and consists of a total of 16 bits or 4 nibbles ( $4 \times 4$ bits).

Figure 9-1. Location of Data Buffer

Column address


Figure 9-2 shows the configuration of the data buffer. As shown in this figure, the data buffer consists of 16 bits of the data memory, with the bit 0 of address 0 FH as the LSB and bit 3 of address 0 CH as the MSB.

Figure 9-2. Configuration of Data Buffer

| Data memory | Address |  | OC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BANKO | Bit | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| Data buffer | Bit | $\mathrm{b}_{15}$ | $\mathrm{b}_{14}$ | $\mathrm{b}_{13}$ | $\mathrm{b}_{12}$ | b11 | $\mathrm{b}_{10}$ | b9 | $\mathrm{b}_{8}$ | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
|  | Symbol | DBF3 |  |  |  | DBF2 |  |  |  | DBF1 |  |  |  | DBFO |  |  |  |
|  | Data | $\begin{aligned} & \hat{M} \\ & \text { S } \\ & \text { B } \\ & V \end{aligned}$ |  |  |  |  | Da |  |  |  |  |  |  |  |  |  | へ <br> S <br> B <br> B <br>  |

Because the data buffer is located on the data memory, it can be manipulated by all the data memory manipulation instructions.

### 9.2 Function of Data Buffer

The data buffer has two main functions.
One is to transfer data with the peripheral hardware, and the other is to read the constant data on the program memory (table reference). Figure 9-3 shows the relationships between the data buffer and peripheral hardware.

Figure 9-3. Data Buffer and Peripheral Hardware


## 10. ALU BLOCK

The ALU executes arithmetic and logical operations, bit judgment, and rotation processing of 4-bit data.

### 10.1 Configuration of ALU Block

Figure 10-1 shows the configuration of the ALU block.
As shown, the ALU block consists of an ALU that processes 4-bit data, and peripheral circuits such as temporary registers $A$ and $B$, status flip-flops that control the status of the ALU, and a decimal adjustment circuit that is used when a BCD operation is performed.

The status flip-flops are a zero flag FF, carry flag FF, compare flag FF, and BCD flag FF, as shown in Figure 10-1.

The status flip-flops correspond to the zero flag (Z), carry flag (CY), compare flag (CMP), and BCD flag (BCD) of the program status word (PSWORD: addresses 7EH, 7FH) on a one-to-one basis.

Figure 10-1. Configuration of ALU Block


## 11. PORTS

### 11.1 Port OA (POA0, POA1, POA2, POA ${ }^{\text {) }}$

Port 0 A is a 4-bit I/O port with an output latch. It is mapped at address 70 H of BANKO of the data memory. The output format is CMOS push-pull output.

This port can be set in the input or output mode in 4-bit units. The input or output mode is specified by POAGIO (bit 0 of address 2 CH ) on the register file.

When POAGIO $=0$, all the pins of port 0 A are set in the input mode. When an instruction that reads the data of the port register is executed at this time, the pin status is read.

When POAGIO = 1, all the pins of port OA are set in the output mode, and the contents written to the output latch are output to the pins. When an instruction that reads the port status is executed with the port set in the output mode, the contents of the output latch, instead of the pin status, are read.

A pull-up resistor can be connected on-chip to this port through software. Whether the pull-up resistor is connected is specified by POAGPU (bit 0 at address 0 CH ) of the register file. All the four pins are pulled up when POAGPU $=1$. When P0AGPU $=0$, the pull-up resistor is not connected.

POAGIO and POAGPU are cleared to " 0 " at reset, and all the POA pins are set in the input mode without the pull-up resistor connected. The value of the output latch is also cleared to " 0 ".

Table 11-1. Writing and Reading Port Register (0.70H)

| POAGIO | Input/Output | BANKO 70H |  |
| :---: | :---: | :---: | :---: |
| RF: 2CH, bit 0 | Mode of Pin | Write | Read |
| 0 | Input | Enabled | P0A pin status |
|  | Orite to P0A latch | P0A latch contents |  |
| 1 |  |  |  |

### 11.2 Port OB (POB0, $\left.\mathrm{POB}_{1}, \mathrm{POB}_{2}, \mathrm{POB}_{3}\right)$

Port 0B is a 4-bit I/O port with an output latch. It is mapped at address 71 H of BANKO of the data memory. The output format is CMOS push-pull output.

This port can be set in the input or output mode in 4-bit units. The input or output mode is specified by POBGIO (bit 1 of address 2 CH ) on the register file.

When $\mathrm{POBGIO}=0$, all the pins of port 0 B are set in the input mode. When an instruction that reads the data of the port register is executed at this time, the pin status is read.

When POBGIO = 1, all the pins of port OB are set in the output mode, and the contents written to the output latch are output to the pins. When an instruction that reads the port status is executed with the port set in the output mode, the contents of the output latch, instead of the pin status, are read.

A pull-up resistor can be connected on-chip to this port through software. Whether the pull-up resistor is connected is specified by POBGPU (bit 1 at address 0 CH ) of the register file. All the four-bit pins are pulled up when POBGPU $=1$. When POBGPU $=0$, the pull-up resistor is not connected.

POBGIO and POBGPU are cleared to " 0 " at reset, and all the POB pins are set in the input mode without the pull-up resistor connected. The value of the output latch is also cleared to " 0 ".

Table 11-2. Writing and Reading Port Register ( 0.71 H )

| POBGIO | Input/Output | BANK0 71H |  |
| :---: | :---: | :---: | :---: |
| RF: 2CH, bit 1 | Mode of Pin | Write | Read |
| 0 | Input | Enabled | P0B pin status |
|  | Write to P0B latch | P0B latch contents |  |
| 1 | Output |  |  |

### 11.3 Port OC (POC0/ADC0, $\mathrm{POC}_{1} / \mathrm{ADC}_{1}, \mathrm{POC}_{2} / \mathrm{ADC}_{2}, \mathrm{POC}_{3} / \mathrm{ADC}_{3}$ )

Port 0 C is a 4-bit I/O port with an output latch. It is mapped at address 72 H of BANKO of the data memory. The output format is CMOS push-pull output.

This port can be set in the input or output mode in 1-bit units. The input or output mode is specified by P0CBIO0-P0CBIO3 (address 1 CH ) on the register file.

When P0CBIOn = $0(\mathrm{n}=0$ to 3$)$, the corresponding port pin, P 0 Cn , is set in the input mode. When an instruction that reads the data of the port register is executed at this time, the pin status is read. When P0CBIOn $=1$ ( n $=0$ to 3 ), the POCn pin is set in the output mode, and the contents written to the output latch are output to the pin. When an instruction that reads the port status is executed with a port pin set in the output mode, the contents of the output latch, instead of the pin status, are read.

At reset, P0CBIO0-P0CBIO3 are cleared to " 0 ", setting all the POC pins in the input mode. The contents of the output latch are also cleared to "0" at this time.

Port 0C is also used to input analog voltages to the A/D converter. Whether each pin of the port is used as a port pin or analog input pin is specified by POCOIDI-POC3IDI (address 1BH) on the register file.

When P0CnIDI = $0(\mathrm{n}=0-3)$, the $\mathrm{POCn}_{n} / \mathrm{ADCn}_{\mathrm{n}}$ pin functions as a port pin. When P0CnIDI = $1(\mathrm{n}=0$ to 3$)$, the $P_{n} C_{n} / A D C_{n}$ pin functions as an analog input pin of the A/D converter. If any of the P0CnIDI ( $n=0$ to 3 ) bits is set to " 1 ", the $\mathrm{POF}_{1 / V_{r e f ~}^{\prime}}$ pin is used as the $\mathrm{V}_{\text {ref }}$ pin.

When a pin of port $0 C$ is used as an analog input pin of the A/D converter, set the POCnIDI corresponding to the pin to which an analog voltage is applied to 1 , to disable the port input function. Moreover, clear P0CBIOn $(\mathrm{n}=0-3)$ to 0 to set the input port mode. The pin used as an analog input pin is selected by ADCCH0 and ADCCH1 (bits 1 and 0 of address 22 H ) on the register file.

At reset, P0CBIO0-P0CBIO3, P0COIDI-P0C3IDI, ADCCH0, and ADCCH1 are cleared to 0, setting the input port mode.

Table 11-3. Selecting Port or A/D Converter Mode

| P0CnIDI <br> RF:1BH | P0CBIOnRF:1CH | Function | BANKO 72H |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Write | Read |
| 0 | 0 | Input port | Enabled. POC latch | Pin status |
|  | 1 | Port output | Enabled. POC latch | Contents of POC latch |
| 1 | 0 | Analog input of $A / D^{\text {Note }} 1$ | Enabled. POC latch | Contents of POC latch |
|  | 1 | Output port and analog input of $A / D^{\text {Note } 2}$ | Enabled. P0C latch | Contents of P0C latch |

Notes 1. Normal setting when the POC pins are used as the analog input pins of the A/D converter.
2. The POC pins function as output port pins. At this time, the analog input voltages change with the output from the port. To use the pins as analog input pins, be sure to clear P0CBIOn to 0.

### 11.4 Port OD (POD $\left./ \overline{\text { SCK }}, \mathrm{POD}_{1} / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}, \mathrm{POD}_{3} / \overline{\mathrm{TM} 10 U T}\right)$

Port OD is a 4-bit I/O port with an output latch. It is mapped at address 73 H of BANK0 of the data memory. The output format is N -ch open-drain output.

This port can be set in the input or output mode in 1-bit units. The input or output mode is specified by P0DBIO0-PODBIO3 (address 2BH) on the register file.

When PODBIOn = $0(\mathrm{n}=0$ to 3$)$, the corresponding port pin, PODn, is set in the input mode. When an instruction that reads the data of the port register is executed at this time, the pin status is read. When P0DBIOn $=1$, the PODn pin is set in the output mode, and the contents written to the output latch are output to the pin. When an instruction that reads the port status is executed with a port pin set in the output mode, the contents of the output latch, instead of the pin status, are read.

A pull-up resistor can be connected on-chip to this port through software. Whether the pull-up resistor is connected or not is specified bitwise by using PODBPU0-P0DBPU3 (address 0DH) on the register file. When PODBPUn $=1$, the PODn pin is pulled up. When PODBPUn $=0$, the pull-up resistor is not connected.

At reset, PODBIOn is cleared to " 0 ", setting all the POD pins in the input mode. The contents of the output latch are also cleared to " 0 " at this time. Note that the contents of the output latch are not changed even if the status of PODBIOn is changed from " 1 " to " 0 ".

Port OD is also used as serial interface input/output and timer 1 output pins. Whether the PODo to POD2 pins are used as port pins or serial interface I/O pins (SCK, SO, and SI) is specified by SIOEN (bit 0 of 0BH) on the register file. Whether the $\mathrm{POD}_{3}$ pin is used as a port pin or timer 1 output (TM1OUT) pin is specified by TM1OSEL (bit 3 of 0 BH ) on the register file. If TM1OSEL $=1$, " 1 " is output when timer 1 is reset, and the output is inverted each time the count value of timer 1 coincides with the contents of the modulo register.

Table 11-4. Contents of Register File and Pin Function

| Value of Register File |  |  | Pin Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { TM1OSEL } \\ \text { RF: 0BH } \\ \text { Bit } 3 \end{gathered}$ | $\begin{gathered} \text { SIOEN } \\ \text { RF: OBH } \\ \text { Bit } 0 \end{gathered}$ | P0DBIOn <br> RF: 2BH <br> Bit n | P0Do/SCK | POD ${ }_{1}$ /SO | P0D2/SI | $\mathrm{POD}_{3} / \overline{\text { TM1OUT }}$ |
| 0 | 0 | 0 | Input port |  |  |  |
|  |  | 1 | Output port |  |  |  |
|  | 1 | 0 | $\overline{\text { SCK }}$ | SO | SI | Input port |
|  |  | 1 |  |  |  | Output port |
| 1 | 0 | 0 | Input port |  |  | TM10UT |
|  |  | 1 | Output port |  |  |  |
|  | 1 | 0 | $\overline{\text { SCK }}$ | SO | SI |  |
|  |  | 1 |  |  |  |  |

Table 11-5. Read Contents of Port Register (0.73H)

| Port Mode | Read Contents of Port Register (0.73H) |  |
| :--- | :--- | :--- |
| Input port | Pin status |  |
| Output port | Contents of output latch |  |
| $\overline{\text { SCK }}$ | Internal clock selected as serial clock | Contents of output latch |
|  | External clock selected as serial clock | Pin status |
| SI | Pin status |  |
| SO | Contents of output latch |  |
| $\overline{\text { TM1OUT }}$ | Contents of output latch |  |

### 11.5 Port OE (POEo, POE1, POE $2, \mathrm{POE}_{3}$ )

Port 0E is a 4-bit I/O port with an output latch. It is mapped at address 6EH of BANKO of the data memory. The output format is N -ch open-drain output.

This port can be set in the input or output mode in 4-bit units. The input or output mode is specified by P0EGIO (bit 2 of address 2CH) on the register file.

When POEGIO $=0$, all the pins of port 0E are set in the input mode. When an instruction that reads the data of the port register is executed at this time, the pin status is read.

When POEGIO = 1, all the pins of port 0E are set in the output port, and the contents written to the output latch are output to the pins. When an instruction that reads the port status is executed with the port set in the output mode, the contents of the output latch, instead of the pin status, are read.

A pull-up resistor can be connected on-chip to this port through software. Whether the pull-up resistor is connected is specified by P0EGPU (bit 2 at address 0 CH ) of the register file. All the four-bit pins are pulled up when P0EGPU $=1$. When P0EGPU $=0$, the pull-up resistor is not connected.

P0EGIO is cleared to " 0 " at reset, and all the POE pins are set in the input mode. The value of the output latch is also cleared to " 0 ".

Table 11-6. Writing and Reading Port Register (0.6EH)

| ( $\mathrm{n}=0$ to 3) |  |  |  |
| :---: | :---: | :---: | :---: |
| P0EGIO | Input/Output | BANK0 6EH |  |
| RF: 2CH, bit 2 | Mode of Pin | Write | Read |
| 0 | Input | Enabled | P0E pin status |
|  | Write to P0E latch | P0E latch contents |  |

### 11.6 Port 0F (P0Fo/RLS, P0F1/Vref)

Port 0F is a 2-bit input port and mapped at address 6FH of BANKO of the data memory. A pull-up resistor can be connected on-chip bitwise to this port by mask option.

If a read instruction that reads the port register is executed when both pins of port 0F are used as input port pins, the higher 2 bits of the register are fixed to 0 , and the pin statuses are read to the lower 2 bits. Executing a write instruction is meaningless as the contents of the port register remain unchanged.

The $\mathrm{POF} 0 / \overline{\mathrm{RLS}}$ pin is also used to input a standby mode release signal.
The $\mathrm{POF}_{1} / \mathrm{V}_{\text {ref }}$ pin inputs a reference voltage to the A/D converter when even one of the bits of P0CnIDI (RF: address $1 \mathrm{BH}, \mathrm{n}=0$ to 3 ) is set to " 1 ". If an instruction is executed to read the port register when the $\mathrm{P}^{2} \mathrm{~F}_{1} / \mathrm{V}_{\text {REF }}$ pin functions as the $V_{\text {ref }}$ pin, bit 1 of address 6 FH is always cleared to 0 .

## 12. 8-BIT TIMERS/COUNTERS (TMO, TM1)

The $\mu \mathrm{PD} 17149(\mathrm{~A} 1)$ is provided with two 8-bit timers/counters: timer 0 (TM0) and timer 1 (TM1).
By using the count-up signal of timer 0 as the count pulse to timer 1 , the two 8 -bit timers can be used as a 16-bit timer.

Each timer is controlled through hardware manipulation by using the PUT or GET instruction or manipulation of the registers on the register file by using the PEEK or POKE instruction.

### 12.1 Configuration of 8-Bit Timers/Counters

Figure 12-1 shows the configuration of the 8-bit timers/counters. An 8-bit timer/counter consists of an 8-bit count register, an 8-bit modulo register, a comparator that compares the value of the count register with that of the modulo register, and a selector that selects the count pulse.

## Cautions 1. The modulo register is a write register.

2. The count register is a read register.

Figure 12-1. Configuration of 8-Bit Timer/Counter


Figure 12-2. Timer 0 Mode Register


Remark TMORES is automatically cleared to 0 after it has been set to 1 . When it is read, " 0 " is always read.

| TMOEN | Timer 0 start command |
| :---: | :--- |
| 0 | Stops counting of timer 0 |
| 1 | Resumes counting of timer 0 |

Remark TMOEN can be used as a status flag that detects the count status of timer 0 ( 1 : counting in progress, 0 : counting stopped)

Figure 12-3. Timer 1 Mode Register


Remark TM1RES is automatically cleared to 0 after it has been set to 1 . When it is read, " 0 " is always read.

| TM1EN | Timer 1 start command |
| :---: | :--- |
| 0 | Stops counting of timer 1 |
| 1 | Resumes counting of timer 1 |

Remark TM1EN can be used as a status flag that detects the count status of timer 1 (1: counting in progress, 0 : counting stopped)
13. BASIC INTERVAL TIMER (BTM)

The $\mu \mathrm{PD} 17149(\mathrm{~A} 1)$ is provided with a 7-bit basic interval timer. This timer has the following functions:
(1) Generates reference time.
(2) Selects and counts wait time when standby mode is released.
(3) Watchdog timer function to detect program runaway.

### 13.1 Configuration of Basic Interval Timer

Figure 13-1 shows the configuration of the basic interval timer.

Figure 13-1. Configuration of Basic Interval Timer


Remark (1) to (4) in the figure correspond to the signals in the timing chart in Figure 13-4.

### 13.2 Registers Controlling Basic Interval Timer

The basic interval timer is controlled by the BTM mode register and watchdog timer mode register. Figures 13-2 and 13-3 show the configuration of each register.

Figure 13-2. BTM Mode Register

| RF : 13H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | BTMISEL | BTMRES | BTMCK1 | BTMCK0 |  |
| Read/write | R/W |  |  |  |  |
| Initial value at reset | 0 | 0 | 0 | 0 |  |

Read $=$ R, Write $=W$

| BTMCK1 | BTMCK0 | Selects count pulse to BTM |
| :---: | :---: | :--- |
| 0 | 0 | System clock/16 <br> (1 instruction execution time) |
| 0 | 1 | System clock/16384 <br> (1024 instruction execution time) |
| 1 | 0 | System clock/4096 <br> $(256$ instruction execution time) |
| 1 | 1 | System clock/512 <br> $(32$ instruction execution time $)$ |


| BTMRES | Resets BTM |
| :---: | :--- |
| 0 | Does not affect basic interval timer <br> (BTM) |
| 1 | Resets binary counter of basic interval <br> timer (BTM) |

Remark BTMRES is automatically cleared to 0 after it has been set to 1 . When it is read, " 0 " is always read.

| BTMISEL | Selects interval timer |
| :---: | :---: |
| 0 | Sets interval timer to $1 / 128$ of count pulse |
| 1 | Sets interval timer to $1 / 32$ of count pulse |

Figure 13-3. Watchdog Timer Mode Register


Remark WDTRES is automatically cleared to 0 after it has been set to 1 . When it is read, " 0 " is always read.

### 13.3 Watchdog Timer Function

The basic interval timer can also be used as a watchdog timer that detects a program runaway.

### 13.3.1 Function of watchdog timer

The watchdog timer is a counter that generates a reset signal at fixed time intervals. By inhibiting generation of this reset signal by program, the system can be reset (started from address 0000 H ) if the system becomes runaway due to external noise (if the watchdog timer is not reset within specific time).

This function allows the program to escape from the runaway status because a reset signal is generated at fixed time intervals even when the program jumps to an unexpected routine and enters an indefinite loop due to external noise.

### 13.3.2 Operation of watchdog timer

When WDTEN is set to 1 , the 1 -bit divider is enabled to operate, and the basic interval timer starts operating as an 8-bit watchdog timer.

Once the watchdog timer has been started, it cannot be stopped until the device is reset and WDTEN is cleared to 0 .

Reset effected by the watchdog timer can be inhibited in the following two ways:
(1) Repeatedly set WDTRES in the program.
(2) Repeatedly set BTMRES in the program.

In the case of (1), WDTRES must be set while the count value of the watchdog timer is 8 to 191 (before it reaches 192). Therefore, program so that "SET1 WDTRES" is executed at least once in a cycle shorter than that in which the watchdog timer counts 184.

In the case of (2), BTMRES must be set before the basic interval timer (BTM) counts 128. Therefore, program so that "SET1 BTMRES" is executed at least once in a cycle shorter than that in which BTM counts 128. In this case, however, interrupts cannot be processed with BTM.

Caution BTM is not reset even if WDTEN is set. Therefore, before setting WDTEN first, be sure to set BTMRES to reset BTM.

```
Example
    \vdots
    SET1 BTMRES
    SET2 WDTEN, WDTRES
        \vdots
```

Figure 13-4. Timing Chart of Watchdog Timer (when WDTRES flag is used)


## 14. A/D CONVERTER

The $\mu \mathrm{PD} 17149(\mathrm{~A} 1)$ is provided with an $\mathrm{A} / \mathrm{D}$ converter with 4 analog input channels ( $\mathrm{P}_{0} \mathrm{C}_{0} / \mathrm{ADC}_{0}-\mathrm{P}_{0} \mathrm{C}_{3} / \mathrm{ADC}_{3}$ ) and a resolution of 8 bits.

This A/D converter is of the successive approximation type and operates in the following two modes:
(1) Successive mode in which 8-bit A/D conversion is sequentially performed starting from the most significant bit
(2) Single mode in which an input analog voltage is compared with the set value of an 8-bit data register

### 14.1 Configuration of A/D Converter

Figure 14-1 shows the configuration of the A/D converter.

Figure 14-1. Block Diagram of A/D Converter


Note The 8-bit data register (ADCR) is cleared to 00 H when the STOP instruction is executed.

### 14.2 Function of A/D Converter

## (1) $\mathrm{ADC}_{0}$ to $\mathrm{ADC}_{3}$ pins

These pins input analog voltages to the four channels of the $A / D$ converter. The analog voltages are converted into digital signals. The A/D converter is provided with a sample and hold circuit, and an analog input voltage being converted into a digital signal is internally held.

## (2) Vref pin

This pin inputs a reference voltage to the $A / D$ converter.
The signals input to $A D C_{0}$ to $\mathrm{ADC}_{3}$ are converted into digital signals based on the voltage applied across Vref and GND. The A/D converter of the $\mu$ PD17149(A1) has a function to automatically stop the current flowing into the Vref pin when the A/D converter does not operate. A current flows into the Vref pin in the following cases:

## (1) In successive mode (ADCSOFT = 0)

Since the ADCSTRT flag has been set to 1 until the ADCEND flag is set to 1 .
(2) In single mode (ADCSOFT = 1)

Since the ADCSTRT flag has been set to 1 or a value has been written to the 8 -bit data register until the result of comparison by the comparator is written to the ADCCMP flag.

Remarks 1. If the HALT instruction is executed during $A / D$ conversion, the $A / D$ converter operates, in the successive mode, until the ADCEND flag is set, or in the single mode, until the result of conversion is stored to the ADCCMP flag. Therefore, a current flows to the Vref pin during this period.
2. $A / D$ conversion in progress is stopped if the STOP instruction is executed. In this case, the $A / D$ converter is initialized, and the current flowing to the Vref pin is cut (the $A / D$ converter does not operate even if the STOP mode has been released).

## (3) 8-bit data register (ADCR)

This is an 8-bit register that stores the result of $A / D$ conversion of successive approximation type in the successive mode. The contents of this register are read by using the GET instruction. In the single mode, the contents of the 8 -bit data register are converted into an analog voltage by an internal D/A converter and is compared by the comparator with an analog signal input from the ADCn pin. A value can be written to this register by using the PUT instruction.

## (4) Comparator

The comparator compares the analog input voltage with the voltage output by the $D / A$ converter. If the analog input voltage is high, it outputs " 1 "; if the voltage is low, the comparator outputs " 0 ". The result of comparison is stored to the 8 -bit data register (ADCR) in the successive mode, and to the ADCCMP flag in the single mode.

### 14.3 Operation of A/D Converter

The operation of the A/D converter can be executed in two modes, depending on the setting of the ADCSOFT flag: successive and single modes.

| ADCSOFT | Operation Mode of A/D Converter |
| :---: | :---: |
| 0 | Successive mode (A/D conversion) |
| 1 | Single mode (compare operation) |

Figure 14-2. Relationships between Analog Input Voltage and Digital Conversion Result

(1) Timing in successive mode (A/D conversion)

Figure 14-3. Timing in Successive Mode (A/D Conversion)


Caution Sampling is performed eight times while $A / D$ conversion is executed once.
If the analog input voltage changes heavily during $A / D$ conversion, $A / D$ conversion cannot be performed accurately. To obtain an accurate conversion result, it is necessary to minimize the changes in the analog input voltage during $A / D$ conversion.

Remark One sampling time $=14 / \mathrm{f}_{\mathrm{x}}(1.75 \mu \mathrm{~s}$, at 8 MHz$)$ Sampling repeat cycle $=48 / \mathrm{f}_{\mathrm{x}}(6 \mu \mathrm{~s}$, at 8 MHz$)$ Sampling capacitor capacitance $=100 \mathrm{pF}$ (MAX.)
(2) Timing in single mode (compare operation)

Figure 14-4. Timing in Single Mode (Compare Operation)


After 1 has been written to ADCSTRT in the single mode (execution of the POKE instruction), a value is stored to ADCCMP three instructions after, and the result of comparison can be read by the PEEK instruction. Even if data is set to ADCR (execution of the PUT instruction), comparison is started in the same manner as ADCSTRT, and the result of comparison can be read three instructions after.
The ADCCMP flag is cleared to 0 when reset is executed or when an instruction that writes data to ADCR is executed.

Caution Be sure to set ADCSOFT to 1 before setting a value to ADCR. When ADCSOFT $=0$, no value can be set to ADCR (the PUT ADCR, DBF instruction is invalidated).

Remark Sampling time $=14 / \mathrm{f}_{\times}(1.75 \mu \mathrm{~s}$, at 8 MHz$)$
Sampling capacitor capacitance $=100 \mathrm{pF}$ (MAX.)

## 15. SERIAL INTERFACE (SIO)

The serial interface of the $\mu$ PD17149(A1) consists of an 8-bit shift register (SIOSFR), a serial mode register, and a serial clock counter, and is used to input/output serial data.

### 15.1 Function of Serial Interface

The serial interface can transmit or receive 8-bit data in synchronization with the clock by using three wires: serial clock input ( $\overline{\mathrm{SCK}}$ ), serial data output (SO), and serial data input (SI) pins. This serial interface can connect various peripheral I/O devices in a mode compatible with the method employed for the $\mu$ PD7500 series and 75X series.

## (1) Serial clock

Four types of serial clocks, three internal and one external, can be selected. If an internal clock is selected as the serial clock, the selected clock is automatically output to the POD $0 / \overline{\mathrm{SCK}}$ pin.

Table 15-1. Serial Clocks

| SIOCK1 | SIOCK0 | Selected Serial Clock |
| :---: | :---: | :--- |
| 0 | 0 | External clock from $\overline{\text { SCK }}$ pin |
| 0 | 1 | System clock/16 |
| 1 | 0 | System clock/128 |
| 1 | 1 | System clock/1024 |

## (2) Transfer operation

Each pin of port OD (PODo/SCK, $\mathrm{POD}_{1} / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}$ ) functions as a serial interface pin when SIOEN is set to 1 . If SIOTS is set to 1 at this time, the serial interface starts its operation in synchronization with the falling edge of the external or internal clock. If SIOTS is set, IRQSIO is automatically cleared.
Data is transferred starting from the most significant bit of the shift register in synchronization with the rising edge of the serial clock, and the information on the SI pin is stored to the shift register, starting from the least significant bit, in synchronization with the rising edge of the serial clock.
When 8-bit data has been completely transferred, SIOTS is automatically cleared, and IRQSIO is set.

Remark When serial transfer is executed, transfer is started only from the most significant bit of the contents of the shift register. In other words, transfer cannot be started from the least significant bit. The status of the SI pin is always loaded to the shift register in synchronization with the rising edge of the serial clock.

Figure 15-1. Block Diagram of Serial Interface


Caution The output latch of the shift register is independent of the output latch of POD ${ }_{1}$. Therefore, even if an output instruction is executed to $\mathrm{POD}_{1}$, the status of the output latch of the shift register is not affected. The output latch of the shift register is cleared to " 0 " by RESET input. After that, it holds the status of the LSB of the previously transferred data.

### 15.2 Operation Mode of 3-Wire Serial Interface

The serial interface can operate in the following two modes. When the serial interface function is selected, the $\mathrm{POD}_{2} / \mathrm{SI}$ pin always inputs data in synchronization with the serial clock.

- 8-bit transmission/reception mode (simultaneous transmission/reception)
- 8-bit reception mode (SO pin: high-impedance state)

Table 15-2. Operation Modes of Serial Interface

| SIOEN | SIOHIZ | POD $_{0} /$ SI Pin | POD $_{1 / \text { /SO Pin }}$ | Operation Mode of Serial Interface |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | SI | SO | 8-bit transmission/reception mode |
| 1 | 1 | SI | POD $_{1}$ (input) | 8-bit reception mode |
| 0 | $\times$ | POD $_{0}(I / O)$ | POD $_{1}(I / O)$ | General-purpose port mode |

$x$ : Don't care
(1) 8-bit transmission/reception mode (simultaneous transmission/reception)

Input or output of serial data is controlled by the serial clock. The MSB of the shift register is output to the SO line at the falling edge of the serial clock (SCK pin signal). The contents of the shift register are shifted 1 bit at the rising edge of the serial clock. At the same time, the data on the SI line is loaded to the LSB of the shift register.

The serial clock counter (3-bit counter) sets an interrupt request flag (IRQSIO <-1) each time it has counted eight serial clocks.

Figure 15-2. Timing in 8-Bit Transmission/Reception Mode (Simultaneous Transmission/Reception)


Remark DI: serial data input
DO: serial data output
(2) 8-bit reception mode (SO pin: high-impedance state)

The $\mathrm{POD}_{1} / \mathrm{SO}$ pin goes into a high-impedance state when $\mathrm{SIOHIZ}=1$. If supply of the serial clock is started at this time by writing " 1 " to SIOTS, the serial interface only receives data.
Because the $\mathrm{POD}_{1} / \mathrm{SO}$ pin goes into a high-impedance state, it can be used as an input port pin (P0D1).

Figure 15-3. Timing in 8-Bit Reception Mode


Remark DI: serial data input

## (3) Operation stop mode

When the value of SIOTS (RF: address 02 H , bit 3 ) is 0 , the serial interface is set in the operation stop mode. In this mode, serial transfer is not executed.
Because the shift register does not perform the shift operation in this mode, it can be used as an ordinary 8 -bit register.

## 16. INTERRUPT FUNCTION

The $\mu$ PD17149(A1) has five interrupt causes, of which four are internal and one is external, enabling various applications.

The interrupt control circuit of the $\mu \mathrm{PD} 17149(\mathrm{~A} 1)$ has the following features and can perform interrupt processing at extremely high speeds:
(a) Acknowledging an interrupt can be controlled by interrupt mask enable flag (INTE) and interrupt enable flag (IP $\times \times \times$ ).
(b) Interrupt request flags (IRQ $\times \times \times$ ) can be tested and cleared (occurrence of an interrupt can be checked by software).
(c) Multiple interrupts of up to 3 levels can be processed.
(d) The standby mode (STOP or HALT) can be released by an interrupt request (releasing condition can be selected by the interrupt enable flag).

Caution Only the BCD, CMP, CY, Z, and IXE flags are automatically saved to the stack by hardware when interrupt processing is performed. Up to three levels of multiple interrupts can be processed. If the peripheral hardware (timers, A/D converter, etc.) is accessed during interrupt processing, the contents of DBF and WR are not saved by the hardware. It is therefore recommended that DBF and WR be saved to the RAM by software at the beginning of interrupt processing, and that their contents be restored immediately before the interrupt processing.

### 16.1 Types of Interrupt Causes and Vector Addresses

All the interrupts of the $\mu$ PD17149 (A1) are vectored interrupts, and therefore, program execution branches to a vector address corresponding to the interrupt cause when an interrupt has been acknowledged. Table 161 shows the types of interrupt causes and vector addresses.

If two or more interrupts occur at the same time, or if two or more pending interrupts are enabled all at once, processing is performed according to the priority shown in Table 16-1.

Table 16-1. Types of Interrupt Causes

| Interrupt Cause | Priority | Vector <br> Address | IRQ Flag | IP Flag | IEG Flag | Internal <br> /External | Remark |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| INT pin <br> (RF: 0FH, bit 0) | 1 | 0005 H | IRQ <br> RF: 3FH, <br> bit 0 | IP <br> RF: 2FH, <br> bit 0 | IEGMD0, 1 <br> RF:1FH | External | Rising, falling, or <br> both rising and fall- <br> ing edges selectable |
| Timer 0 | 2 | 0004 H | IRQTM0 <br> RF: 3EH, <br> bit 0 | IPTM0 <br> RF: 2FH, <br> bit 1 | - | Internal |  |
| Timer 1 | 3 | $0003 H$ | IRQTM1 <br> RF: 3DH, <br> bit 0 | IPTM1 <br> RF: 2FH, <br> bit 2 | - | Internal |  |
| Basic interval <br> timer | 4 | 0002 H | IRQBTM <br> RF: 3CH, <br> bit 0 | IPBTM <br> RF: 2FH, <br> bit 3 | - | Internal |  |
| Serial interface | 5 | 0001 H | IRQSIO <br> RF: 3BH, <br> bit 0 | IPSIO <br> RF: 2EH, <br> bit 0 | - | Internal |  |

### 16.2 Hardware of Interrupt Control Circuit

This section describes each flag of the interrupt control circuit.

## (1) Interrupt request flags and interrupt enable flags

An interrupt request flag (IRQ×××) is set to 1 when an interrupt request is generated, and automatically cleared to 0 when interrupt processing is executed.
An interrupt enable flag (IP $\times \times \times$ ) is provided for each interrupt request flag. The corresponding interrupt is enabled when this flag is " 1 ", and disabled when the flag is " 0 ".

## (2) EI/DI instruction

Whether an interrupt that has been acknowledged is executed is specified by the EI or DI instruction.
When the El instruction is executed, an interrupt enable flag (INTE) that enables acknowledging an interrupt is set to 1 . The INTE flag is not registered on the register file. Therefore, the status of this flag cannot be checked by an instruction.
The DI instruction clears the INTE flag to " 0 ", disabling all the interrupts.
The INTE flag is also cleared to 0 at reset, and therefore all the interrupts are disabled.

Table 16-2. Interrupt Request Flags and Interrupt Enable Flags

| Interrupt Request Flag | Interrupt Request Flag Setting Signal | Interrupt Enable Flag |
| :---: | :--- | :---: |
| IRQ | Sets when edge of INT pin input signal is detected. <br> Edge to be detected is selected by IEGMD0 and IEGMD1 <br> flags. | IP |
| IRQTM0 | Set by coincidence signal from timer 0. | IPTM0 |
| IRQTM1 | Set by coincidence signal from timer 1. | IPTM1 |
| IRQBTM | Set by overflow from basic interval timer (reference time <br> interval signal). | IPBTM |
| IRQSIO | Set when serial interface completes serial data transfer. | IPSIO |

## 17. STANDBY FUNCTION

### 17.1 Outline of Standby Function

The current dissipation of the $\mu$ PD17149(A1) can be reduced by using the standby function. This function can be effected in two modes: STOP and HALT.

The STOP mode stops the system clock. In this mode, the current dissipation by the CPU is minimized with only leakage current flowing. The CPU therefore does not operate, but the contents of the data memory are retained.

In the HALT mode, oscillation of the clock continues. However, supply of the clock to the CPU is stopped. Therefore, the CPU stops operating. This mode cannot reduce the current dissipation as much as the STOP mode. However, because the system clock continues oscillating, the operation can be started immediately after the HALT mode has been released. In both the STOP and HALT modes, the statuses of the data memory, registers, and the output latches of the output ports immediately before the standby mode is set are retained (except STOP 0000B). Therefore, set the port status so that the current dissipation of the entire system is reduced before the standby mode is set.

Table 17-1. Status in Standby Mode

|  |  | STOP Mode | HALT Mode |
| :---: | :---: | :---: | :---: |
| Setting instruction |  | STOP instruction | HALT instruction |
| Clock oscillation circuit |  | Stops oscillation | Continues oscillation |
|  | CPU | - Stops operation |  |
|  | RAM | - Retains previous status |  |
|  | Port | - Retains previous status ${ }^{\text {Note }}$ |  |
|  | TMO | - Can operate only when INT input is selected as count clock <br> - Stops when system clock is selected (count value is retained) | - Operable |
|  | TM1 | - Stops operation (count value is reset to "0") (count up is disabled) | - Operable |
|  | BTM | - Stops operation (count value is retained) | - Operable |
|  | SIO | - Can operate only when external clock is selected as serial clock ${ }^{\text {Note }}$ | - Operable |
|  | A/D | - Stops operation ${ }^{\text {Note }}$ (ADCR <- 00H) | - Operable |
|  | INT | - Can operate | - Operable |

Note As soon as the STOP 0000B instruction is executed, the pins of these peripherals are set in the input port mode, even when the control signal functions of the pins are used.

Cautions 1. Be sure to execute the NOP instruction immediately before the STOP and HALT instructions.
2. If both the interrupt request flag and interrupt enable flag corresponding to an interrupt are set, and if the interrupt is specified to release the standby mode, the standby mode is not set even if the STOP or HALT instruction is executed.

### 17.2 HALT Mode

### 17.2.1 Setting HALT mode

The HALT mode is set when the HALT instruction is executed.
The operand of the HALT instruction, $b_{3} b_{2} b_{1} b_{0}$, specifies the condition under which the HALT mode is released.

Table 17-2. HALT Mode Releasing Condition

Format: HALT b3 $b_{2} b_{1} b_{0} B$

| Bit | HALT mode releasing condition ${ }^{\text {Note } 1}$ |
| :--- | :--- |
| $b_{3}$ | Enables releasing HALT mode by IRQ $\times \times \times$ when $1^{\text {Notes } 2,4}$ |
| $b_{2}$ | Fixed to "0" |
| $b_{1}$ | Enables forced release of HALT mode by IRQTM1 when $1^{\text {Notes 3, 4 }}$ |
| $b_{0}$ | Enables releasing HALT mode by $\overline{\text { RLS } \text { input when } 1^{\text {Note } 4}}$ |

Notes 1. Only reset ( $\overline{\text { RESET }}$ input or POC) is valid when HALT 0000B is specified.
2. IP $\times \times \times$ must be set to 1 .
3. The HALT mode is released regardless of the status of IPTM1.
4. Even if the HALT instruction is executed with $\operatorname{IRQ} \times \times \times=1$ or $\overline{R L S}$ input being low, the HALT instruction is ignored (treated as an NOP instruction), and the HALT mode is not set.

### 17.2.2 Start address after HALT mode is released

The start address from which the program execution is started after the HALT mode has been released differs depending on the interrupt enable condition and the condition under which the HALT mode has been released.

Table 17-3. Start Address after HALT Mode Is Released

| Releasing Condition | Start Address after Release |
| :--- | :--- |
| Reset ${ }^{\text {Note } 1}$ | Address 0 |
| $\overline{\text { RLS }}$ | Address next to that of HALT instruction |
| IRQ $\times \times \times^{\text {Note 2 }}$ | Address next to that of HALT instruction in DI status |
|  | Interrupt vector in EI status <br> (if two or more IRQ××× flags are set, interrupt vector with higher priority) |

Notes 1. $\overline{R E S E T}$ input and POC are valid as reset.
2. IP $\times \times \times$ must be set to 1 except when the HALT mode is forcibly released by IRQTM1.

Figure 17-1. Releasing HALT Mode
(a) By $\overline{\text { RESET }}$ input

(b) By $\overline{\mathrm{RLS}}$ input

(c) By IRQ $\times \times \times$ (in DI status)

(d) By IRQ $\times \times \times$ (in El status)


### 17.3 STOP Mode

### 17.3.1 Setting STOP mode

The STOP mode is set when the STOP instruction is executed.
The operand of the STOP instruction, $b_{3} b_{2} b_{1} b_{0}$, specifies the condition under which the STOP mode is released.

Table 17-4. STOP Mode Releasing Condition

Format: STOP b3b2b1boB

| Bit | STOP mode releasing condition ${ }^{\text {Note } 1}$ |
| :--- | :--- |
| $b_{3}$ | Enables releasing HALT mode by IRQ $\times \times \times$ when $1^{\text {Notes } 2,4}$ |
| $b_{2}$ | Fixed to "0" |
| $b_{1}$ | Fixed to "0" |
| $b_{0}$ | Enables releasing STOP mode by $\overline{R L S}$ input when $1^{\text {Notes } 3,4}$ |

Notes 1. Only reset ( $\overline{\text { RESET }}$ input or POC) is valid when STOP 0000B is specified. When STOP 0000B is executed, the internal circuitry of the microcontroller is initialized to the status immediately after reset.
2. IP $\times \times \times$ must be set to 1 . The STOP mode cannot be released by IRQTM1.
3. bo alone cannot be set to 1 (STOP 0001B is prohibited). Before setting bo to 1 , be sure to set b3 to 1 .
4. Even if the STOP instruction is executed with $\operatorname{IRQ} \times \times \times=1$ or the $\overline{R L S}$ input being low, the STOP instruction is ignored (treated as an NOP instruction), and the STOP mode is not set.

### 17.3.2 Start address after STOP mode is released

The start address from which the program execution is started after the STOP mode has been released differs depending on the condition under which the STOP mode has been released, and interrupt enable condition.

Table 17-5. Start Address after STOP Mode Is Released

| Releasing Condition | Start Address after Release |
| :--- | :--- |
| Reset $^{\text {Note 1 }}$ | Address 0 |
| $\overline{\text { RLS }}$ | Address next to that of STOP instruction |
| IRQ $\times \times \times^{\text {Note 2 }}$ | Address next to that of HALT instruction in DI status |
|  | Interrupt vector in EI status <br> (if two or more IRQ $\times \times \times$ flags are set, interrupt vector with higher priority) |

Notes 1. $\overline{R E S E T}$ input and POC are valid as reset.
2. IP $\times \times \times$ must be set to 1 . The STOP mode cannot be released by IRQTM1.

Figure 17-2. Releasing STOP Mode
(a) By $\overline{\text { RESET }}$ input

(b) By $\overline{\mathrm{RLS}}$ input


WAIT c : Wait time until TM1 counts clocks divided by m n times
$\mathrm{n} \times \mathrm{m} / \mathrm{fx}+\alpha$ ( n and m are values immediately before STOP mode is set)
$\alpha:$ Oscillation growth time (differs depending on the oscillator)
(c) By IRQ $\times \times \times$ (in DI status)


WAIT c : Wait time until TM1 counts clocks divided by m n times $\mathrm{n} \times \mathrm{m} / \mathrm{fx}+\alpha$ ( n and m are values immediately before STOP mode is set)
$\alpha$ : Oscillation growth time (differs depending on the oscillator)
(d) By IRQ $\times \times \times$ (in El status)


## 18. RESET

The $\mu$ PD17149 (A1) can be reset not only by the $\overline{\text { RESET }}$ input, but also by the internal POC circuit that detects a supply voltage drop, watchdog timer function that resets the microcontroller if program runaway occurs, and overflow or underflow of the address stack. Note, however, that the internal POC circuit is a mask option.

### 18.1 Reset Function

The reset function initializes the device operation. How the device is initialized differs depending on the type of reset.

Table 18-1. Hardware Status at Reset

| Type of Reset <br> Hardware |  | - $\overline{\text { RESET }}$ Input during Operation <br> - Reset by Internal POC Circuit | - $\overline{\text { RESET }}$ Input in Standby Mode <br> - Reset by Internal POC Circuit in Standby Mode | - Overflow of Watchdog Timer <br> - Overflow and Underflow of Stack |
| :---: | :---: | :---: | :---: | :---: |
| Program counter |  | 0000H | 0000H | 0000H |
| Port | Input/output | Input | Input | Input |
|  | Contents of output latch | 0 | 0 | Undefined |
| General-purpose data memory | General-purpose data memory (except DBF) | Undefined | Retains contents | Undefined |
|  | DBF | Undefined | Undefined | Undefined |
|  | System register (except WR) | 0 | 0 | 0 |
|  | WR | Undefined | Retains contents | Undefined |
| Control register |  | $S P=5 H, I R Q T M 1=1$, TM1EN $=1$, $\operatorname{IRQBTM}=1, \operatorname{INT}=$ status at that time. Others are 0. Refer to 8. REGISTER FILE (RF). |  | $\mathrm{SP}=5 \mathrm{H}, \mathrm{INT}=\text { status }$ <br> at that time. Others retain contents. |
| Timer 0 and timer 1 | Count register | 00H | 00H | Timer 0: 00H, timer 1: undefined |
|  | Modulo register | FFH | FFH | FFH |
| Binary counter of basic interval timer |  | Undefined | Undefined | Undefined. However, 40 H if watchdog timer overflows. |
| Serial interface | Shift register (SIOSFR) | Undefined | Retains contents | Undefined |
|  | Output latch | 0 | 0 | Undefined |
| Data register of A/D converter (ADCR) |  | 00H | 00H | 00H |

Figure 18-1. Configuration of Reset Block


### 18.2 Reset Operation

Figure $18-2$ shows the operation when the system is reset by using the $\overline{\text { RESET }}$ pin.
When the $\overline{R E S E T}$ pin is made high, oscillation of the system clock is started, oscillation stabilization wait time specified by timer 1 elapses, and program execution is started from address 0000 H .

These operations are also performed if the system is reset by the POC circuit.
If the system is reset by using an overflow of the watchdog timer or an overflow or underflow of the stack, the oscillation stabilization wait time (WAIT a) does not elapse, and program execution is started from address 0000 H after the internal circuitry has been initialized.

Figure 18-2. Reset Operation


Note Oscillation stabilization wait time. An operation mode is set when system clock is counted $128 \times 256$ times by timer 1 (time required to executed 2048 instructions: approx. 4 ms at 8 MHz ).

## 19. POC CIRCUIT (MASK OPTION)

The POC circuit monitors the supply voltage. When the supply voltage is turned ON/OFF, it automatically resets the internal circuitry of the microcontroller. This circuit can be used in an application circuit with a clock frequency of 400 kHz to 4 MHz .

The $\mu$ PD17149 (A1) can be provided with the POC circuit by mask option.

## Caution The POC circuit is not provided to the PROM model ( $\mu$ PD17P149).

### 19.1 Function of POC Circuit

The POC circuit has the following functions:

- Generates internal reset signal when VDD $\leq V_{P O C}$
- Clears internal reset signal when Vdd > Vpoc (where, VDD: supply voltage, VPoc: POC detection voltage)

Figure 19-1. Operation of POC Circuit


Notes 1. Actually, oscillation stabilization wait time specified by timer 1 elapses before the operation mode is set. This time is equal to that required for executing about 2048 instructions (approx. 8 ms at 4 MHz ).
2. To reset the microcontroller again when the supply voltage drops, the status in which the voltage drops below Vpoc must be maintained at least for the duration of the reset detection pulse width tsamp.
Therefore, reset is actually effected with a delay time of up to tsamp.
3. The operation is not guaranteed if the supply voltage drops below the rated minimum value (2.7 V).

However, the POC circuit is designed to generate the internal reset signal so long as it is possible, regardless of oscillation. Therefore, the internal circuitry is reset when the voltage supplied to it has reached the level at which the circuitry can operate.
4. If the supply voltage abruptly increases ( $3 \mathrm{~V} / \mathrm{ms} \mathrm{MIN}$.), the POC circuit may generate the internal reset signal, even in an operation mode, to prevent program runaway.

Remark For the values of Vpoc and tsamp, refer to 22. ELECTRICAL SPECIFICATIONS.

### 19.2 Conditions to Use POC Circuit

The POC circuit can be used when the application circuit satisfies the following conditions:

- The application circuit does not require a high reliability.
- The operating voltage must range from 4.5 to 5.5 V .
- The clock frequency must range from 400 kHz to 4 MHz .
- The supply voltage must satisfy the ratings of the POC circuit.


## Cautions 1. If the application circuit requires an extremely high reliability, design the circuit so that the RESET signal is input from an external source. <br> 2. The current dissipation in the standby mode slightly increases if the POC circuit is used.

Remark The guaranteed operating voltage range of the POC circuit is $\mathrm{VDD}=2.7$ to 5.5 V .

## 20. INSTRUCTION SET

### 20.1 Outline of Instruction Set

|  |  |  | 0 |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BIN | HEX |  |  |  |  |
| 0000 | 0 | ADD | r, m | ADD | m, \#n4 |
| 0001 | 1 | SUB | r, m | SUB | m, \#n4 |
| 0010 | 2 | ADDC | r, m | ADDC | m, \#n4 |
| 0011 | 3 | SUBC | r, m | SUBC | m, \#n4 |
| 0100 | 4 | AND | r, m | AND | m, \#n4 |
| 0101 | 5 | XOR | r, m | XOR | m, \#n4 |
| 0110 | 6 | OR | r, m | OR | m, \#n4 |
| 0111 | 7 | INC <br> INC <br> MOVT <br> BR <br> CALL <br> RET <br> RETSK <br> EI <br> DI <br> RETI <br> PUSH <br> POP <br> GET <br> PUT <br> PEEK <br> POKE <br> RORC <br> STOP <br> HALT <br> NOP | AR <br> IX <br> DBF, @AR <br> @AR <br> @AR <br> AR <br> AR <br> DBF, p <br> p, DBF <br> WR, rf <br> rf, WR <br> $r$ <br> s <br> h |  |  |
| 1000 | 8 | LD | r, m | ST | m, r |
| 1001 | 9 | SKE | m, \#n4 | SKGE | m, \#n4 |
| 1010 | A | MOV | @r, m | MOV | m, @r |
| 1011 | B | SKNE | m, \#n4 | SKLT | m, \#n4 |
| 1100 | C | BR | addr (page 0) | CALL | addr |
| 1101 | D | BR | addr (page 1) | MOV | m, \#n4 |
| 1110 | E |  |  | SKT | m, \#n |
| 1111 | F |  |  | SKF | m, \#n |

### 20.2 Legend

| AR | address register |
| :---: | :---: |
| ASR | : address stack register indicated by stack pointer |
| addr | : program memory address (lower 11 bits) |
| BANK | : bank register |
| CMP | : compare flag |
| CY | : carry flag |
| DBF | : data buffer |
| h | : halt release condition |
| INTEF | : interrupt enable flag |
| INTR | : register automatically saved to the stack when interrupt processing is performed |
| INTSK | : interrupt stack register |
| IX | : index register |
| MP | : data memory row address pointer |
| MPE | : memory pointer enable flag |
| m | : data memory address indicated by mr, mc |
| mR | : data memory row address (high) |
| mc | : data memory column address (low) |
| n | : bit position (4 bits) |
| n4 | : immediate data (4 bits) |
| PAGE | : page (bit 11 of program counter) |
| PC | : program counter |
| p | : peripheral address |
| рн | : peripheral address (higher 3 bits) |
| pı | : peripheral address (lower 4 bits) |
| $r$ | : general register column address |
| rf | : register file address |
| rfR | : register file row address (higher 3 bits) |
| rfc | : register file column address (lower 4 bits) |
| SP | : stack pointer |
| s | : stop release condition |
| WR | : window register |
| ( $\times$ ) | : contents addressed by $\times$ |

### 20.3 Instruction Set

| In-struction | Mnemonic | Operand | Operation | Instruction code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | op code | Operand |  |  |
|  | ADD | r, m | $(r) \leftarrow(r)+(m)$ | 00000 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4$ | 10000 | $\mathrm{mR}_{\mathrm{R}}$ | mc | n4 |
|  | ADDC | r, m | $(r) \leftarrow(r)+(m)+C Y$ | 00010 | $\mathrm{mR}_{\mathrm{R}}$ | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4+\mathrm{CY}$ | 10010 | mR | mc | n4 |
|  | INC | AR | $A R \leftarrow A R+1$ | 00111 | 000 | 1001 | 0000 |
|  |  | IX | $I X \leftarrow I X+1$ | 00111 | 000 | 1000 | 0000 |
|  | SUB | $\mathrm{r}, \mathrm{m}$ | $(r) \leftarrow(r)-(m)$ | 00001 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4$ | 10001 | $\mathrm{mR}_{\mathrm{R}}$ | mc | n4 |
|  | SUBC | r, m | $(r) \leftarrow(r)-(m)-C Y$ | 00011 | $\mathrm{mR}_{\mathrm{R}}$ | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4-\mathrm{CY}$ | 10011 | mR | mc | n4 |
|  | OR | r, m | $(r) \leftarrow(r) \vee(m)$ | 00110 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \vee \mathrm{n} 4$ | 10110 | mR | mc | n4 |
|  | AND | r, m | $(r) \leftarrow(r) \wedge(m)$ | 00100 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \wedge \mathrm{n} 4$ | 10100 | mR | mc | n4 |
|  | XOR | $\mathrm{r}, \mathrm{m}$ | $(r) \leftarrow(r) \forall(m)$ | 00101 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \forall \mathrm{n} 4$ | 10101 | mR | mc | n4 |
|  | SKT | m, \#n | CMP $\leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=\mathrm{n}$, then skip | 11110 | $\mathrm{mR}^{\text {R }}$ | mc | n |
|  | SKF | m, \#n | CMP $\leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=0$, then skip | 11111 | mR | mc | n |
|  | SKE | m, \#n4 | $(m)-n 4$, skip if zero | 01001 | mR | mc | n4 |
|  | SKNE | m, \#n4 | $(\mathrm{m})-\mathrm{n} 4$, skip if not zero | 01011 | mR | mc | n4 |
|  | SKGE | m, \#n4 | (m) - n4, skip if not borrow | 11001 | mR | mc | n4 |
|  | SKLT | m, \#n4 | $(\mathrm{m})-\mathrm{n} 4$, skip if borrow | 11011 | mR | mc | n4 |
| 든 끙 ¢ | RORC | $r$ | $\longrightarrow \mathrm{CY} \rightarrow(r) \mathrm{b}_{3} \rightarrow(r) \mathrm{b}_{2} \rightarrow(r) \mathrm{b}_{1} \rightarrow(r) \mathrm{b}_{0}$ | 00111 | 000 | 0111 | $r$ |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\omega} \\ & \stackrel{N}{\omega} \\ & \stackrel{\Gamma}{\widetilde{N}} \\ & \stackrel{1}{2} \end{aligned}$ | LD | $\mathrm{r}, \mathrm{m}$ | $(\mathrm{r}) \leftarrow(\mathrm{m})$ | 01000 | mR | mc | $r$ |
|  | ST | m, r | $(\mathrm{m}) \leftarrow(\mathrm{r})$ | 11000 | mR | mc | $r$ |
|  | MOV | @r, m | $\begin{aligned} & \text { if MPE }=1:(M P,(r)) \leftarrow(m) \\ & \text { if MPE }=0:\left(\text { BANK, } m_{R},(r)\right) \leftarrow(m) \end{aligned}$ | 01010 | $\mathrm{mR}_{\mathrm{R}}$ | mc | $r$ |
|  |  | m, @r | if $M P E=1:(m) \leftarrow(M P,(r))$ <br> if MPE $=0:(m) \leftarrow\left(\right.$ BANK, $\left.m_{R},(r)\right)$ | 11010 | $\mathrm{mR}_{\mathrm{R}}$ | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow \mathrm{n} 4$ | 11101 | mR | mc | n4 |
|  | MOVT | DVF, @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{AR} \\ & \mathrm{DBF} \leftarrow(\mathrm{PC}), \mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1 \end{aligned}$ | 00111 | 000 | 0001 | 0000 |
|  | PUSH | AR | $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{AR}$ | 00111 | 000 | 1101 | 0000 |
|  | POP | AR | $\mathrm{AR} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1100 | 0000 |
|  | PEEK | WR, rf | $\mathrm{WR} \leftarrow(\mathrm{rf})$ | 00111 | $\mathrm{rf}_{\mathrm{R}}$ | 0011 | rfc |
|  | POKE | rf, WR | $(\mathrm{rf}) \leftarrow \mathrm{WR}$ | 00111 | $\mathrm{rf}_{\mathrm{R}}$ | 0010 | rfc |
|  | GET | DBF, p | DBF $\leftarrow(\mathrm{p})$ | 00111 | рн | 1011 | pL |
|  | PUT | p, DBF | $(\mathrm{p}) \leftarrow$ DBF | 00111 | рн | 1010 | pL |


| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { In- } \\ \text { struc- } \\ \text { tion } \end{array} \end{array}$ | Mnemonic | Operand | Operation | Instruction code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | op code | Operand |  |  |
|  | BR | addr | Note | Note | addr |  |  |
|  |  | @AR | $\mathrm{PC} \leftarrow \mathrm{AR}$ | 00111 | 000 | 0100 | 0000 |
|  | CALL | addr | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \\ & \mathrm{PC} \leftarrow \mathrm{addr} \end{aligned}$ | 11100 | addr |  |  |
|  |  | @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \\ & \mathrm{PC} \leftarrow \mathrm{AR} \end{aligned}$ | 00111 | 000 | 0101 | 0000 |
|  | RET |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1110 | 0000 |
|  | RETSK |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ and skip | 00111 | 001 | 1110 | 0000 |
|  | RETI |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{INTR} \leftarrow \mathrm{INTSK}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 100 | 1110 | 0000 |
|  | EI |  | INTEF $\leftarrow 1$ | 00111 | 000 | 1111 | 0000 |
| $\stackrel{\text { ¢ }}{\underline{\text { ® }}}$ | DI |  | INTEF $\leftarrow 0$ | 00111 | 001 | 1111 | 0000 |
|  | STOP | s | STOP | 00111 | 010 | 1111 | s |
| $\stackrel{\text { ¢ }}{\stackrel{\text { ® }}{ \pm}}$ | HALT | h | HALT | 00111 | 011 | 1111 | h |
|  | NOP |  | No operation | 00111 | 100 | 1111 | 0000 |

Note The operation and op code of "BR addr" of the $\mu$ PD17145(A1), 17147(A1), and $\mu$ PD17149(A1) are as follows:
(a) $\mu$ PD17145(A1), 17147(A1)

| Mnemonic | Operand | Operation | op code |
| :--- | :--- | :--- | :---: |
| BR | addr | $\mathrm{PC} \leftarrow$ addr, PAGE $\leftarrow 0$ | 01100 |

(b) $\mu$ PD17149(A1)

| Mnemonic | Operand |  | Operation |
| :--- | :--- | :--- | :---: |
| BR | addr | $\mathrm{PC} \leftarrow \mathrm{addr}, \mathrm{PAGE} \leftarrow 0$ | 01100 |
|  |  | $\mathrm{PC} \leftarrow \mathrm{addr}, \mathrm{PAGE} \leftarrow 1$ | 01101 |

### 20.4 Assembler (AS17K) Embedded Macro Instruction

## Legend

$$
\begin{array}{ll}
\text { flag } \mathrm{n}: & \text { FLG type symbol } \\
<>: & \text { Can be omitted }
\end{array}
$$

|  | Mnemonic | Operand | Operation | n |
| :---: | :---: | :---: | :---: | :---: |
|  | SKTn | flag 1, ..flag n | if (flag 1) to (flag n ) $=$ all " 1 ", then skip | $1 \leq \mathrm{n} \leq 4$ |
|  | SKFn | flag 1, ..flag n | if (flag 1) to (flag $n$ ) $=$ all "0", then skip | $1 \leq \mathrm{n} \leq 4$ |
|  | SETn | flag 1, ..flag n | $($ flag 1) to $($ flag $n) \leftarrow 1$ | $1 \leq \mathrm{n} \leq 4$ |
|  | CLRn | flag 1, ..flag n | $($ flag 1$)$ to $($ flag n$) \leftarrow 0$ | $1 \leq \mathrm{n} \leq 4$ |
|  | NOTn | flag 1, ..flag n | if $($ flag $n)=" 0$ ", then $($ flag $n) \leftarrow 1$ <br> if $($ flag $n)=$ " 1 ", then $($ flag $n) \leftarrow 0$ | $1 \leq \mathrm{n} \leq 4$ |
|  | INITFLG | <NOT> flag 1 , ...<<NOT> flag n> | $\begin{aligned} & \text { if description }=\text { NOT flag } n \text {, then }(\text { flag } n) \leftarrow 0 \\ & \text { if description }=\text { flag } n \text {, then }(\text { flag } n) \leftarrow 1 \end{aligned}$ | $1 \leq \mathrm{n} \leq 4$ |
|  | BANKn |  | $($ BANK $) \leftarrow \mathrm{n}$ | $\mathrm{n}=0$ |

## 21. ASSEMBLER RESERVED WORDS

### 21.1 Mask Option Directive

The $\mu \mathrm{PD} 17149$ (A1) has the following mask options:

- Internal pull-up resistor of $\overline{\text { RESET }}$ pin
- Internal pull-up resistor of P0F1 and P0Fo pins
- Internal pull-up resistor of INT pin
- Internal POC circuit

When developing a program, it is necessary to specify all the above mask options in the source program by using a mask option definition directive (pseudo instruction).

### 21.1.1 Specifying mask option

The mask option is described in the assembler source program by using the following directives:

- OPTION directive, ENDOP directive
- Mask option definition directive
(1) OPTION and ENDOP directives

These directives specify the range in which the mask option is specified (mask option definition block).
Specify the mask option by describing a mask option definition directive in the area sandwiched between the OPTION and ENDOP directives.

Format

(2) Mask option definition directives

Table 21-1. Mask Option Definition Directives

| Option | Definition Directive and Format | Operand | Defined Contents |
| :---: | :---: | :---: | :---: |
| Internal pull-up resistor of $\overline{R E S E T}$ pin | OPTRES <operand> | OPEN | None |
|  |  | PULLUP | Defined |
| Internal pull-up resistor of $\mathrm{POF}_{1}$ and $\mathrm{P} 0 \mathrm{~F}_{0}$ pins | OPTPOF <operand 1>, <operand 2>Note | OPEN | None |
|  |  | PULLUP | Defined |
| Internal pull-up resistor of INT pin | OPTINT <operand> | OPEN | None |
|  |  | PULLUP | Defined |
| Internal POC circuit | OPTPOC <operand> | NOUSE | Not used |
|  |  | USE | Used |

Note <operand 1> specifies the mask option of the $\mathrm{P}_{0} \mathrm{~F}_{1}$ pin, and <operand 2 > specifies that of the $\mathrm{P}_{0} \mathrm{~F}_{0}$ pin.
(3) Example of mask option description
; Example of describing mask option of the $\mu$ PD17149 (A1)
MASK_OPTION:

OPTION ; start of mask option definition block
OPTRES PULLUP ; connects internal pull-up resistor to $\overline{\text { RESET }}$ pin
OPTPOF PULLUP, OPEN ; connects internal pull-up resistor to $\mathrm{POF}_{1}$, and leaves POFo open (externally pulled up)
OPTINT PULLUP ; connects internal pull-up resistor to INT pin
OPTPOC NOUSE ; internal POC circuit is not used
ENDOP ; End of mask option definition block

### 21.2 Reserved Symbols

The following tables show the reserved symbols defined by the device file (AS17149) of the $\mu$ PD17149(A1):

System register (SYSREG)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| AR3 | MEM | 0.74 H | R | Bits b15-b12 of address register |
| AR2 | MEM | 0.75 H | R/W | Bits b11-b8 of address register |
| AR1 | MEM | 0.76 H | R/W | Bits b7-b4 of address register |
| AR0 | MEM | 0.77 H | R/W | Bits b3-b0 of address register |
| WR | MEM | 0.78 H | R/W | Window register |
| BANK | MEM | 0.79 H | R/W | Bank register |
| IXH | MEM | 0.7AH | R/W | Index register, high |
| MPH | MEM | 0.7 AH | R/W | Data memory row address pointer, high |
| MPE | FLG | 0.7AH. 3 | R/W | Memory pointer enable flag |
| IXM | MEM | 0.7 BH | R/W | Index register, middle |
| MPL | MEM | 0.7 BH | R/W | Data memory row address pointer, low |
| IXL | MEM | 0.7 CH | R/W | Index register, low |
| RPH | MEM | 0.7DH | R/W | General register pointer, high |
| RPL | MEM | 0.7EH | R/W | General register pointer, low |
| PSW | MEM | 0.7FH | R/W | Program status word |
| BCD | FLG | 0.7EH. 0 | R/W | BCD flag |
| CMP | FLG | 0.7FH. 3 | R/W | Compare flag |
| CY | FLG | 0.7FH. 2 | R/W | Carry flag |
| Z | FLG | 0.7FH. 1 | R/W | Zero flag |
| IXE | FLG | 0.7FH. 0 | R/W | Index enable flag |

Figure 21-1. Configuration of System Register


Notes 1. " 0 " in this field means that the bit is fixed to " 0 ".
2. $\mathrm{b}_{3}$ and $\mathrm{b}_{2}$ of AR2 of the $\mu \mathrm{PD} 17145$ (A1) are fixed to 0 . $\mathrm{b}_{3}$ of AR2 of the $\mu \mathrm{PD} 17147$ (A1) is fixed to 0 .

## Data buffer (DBF)

| Symbol Name | Attribute | Value | Read/Write |  |
| :--- | :--- | :---: | :---: | :--- |
| DBF3 | MEM | 0.0 CH | R/W | Bits 15 to 12 of DBF |
| DBF2 | MEM | 0.0 DH | R/W | Bits 11 to 8 of DBF |
| DBF1 | MEM | $0.0 E H$ | R/W | Bits 7 to 4 of DBF |
| DBF0 | MEM | $0.0 F H$ | R/W | Bits 3 to 0 of DBF |

## Port register

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| P0A3 | FLG | 0.70H.3 | R/W | Bit 3 of port 0A |
| P0A2 | FLG | 0.70H. 2 | R/W | Bit 2 of port 0A |
| P0A1 | FLG | 0.70H. 1 | R/W | Bit 1 of port 0A |
| POAO | FLG | 0.70H.0 | R/W | Bit 0 of port 0A |
| P0B3 | FLG | 0.71H.3 | R/W | Bit 3 of port 0B |
| P0B2 | FLG | 0.71 H .2 | R/W | Bit 2 of port 0B |
| P0B1 | FLG | 0.71H.1 | R/W | Bit 1 of port 0B |
| POB0 | FLG | 0.71H.0 | R/W | Bit 0 of port 0B |
| P0C3 | FLG | 0.72H. 3 | R/W | Bit 3 of port 0C |
| P0C2 | FLG | 0.72H. 2 | R/W | Bit 2 of port 0C |
| P0C1 | FLG | 0.72H. 1 | R/W | Bit 1 of port 0C |
| P0C0 | FLG | 0.72H.0 | R/W | Bit 0 of port 0C |
| P0D3 | FLG | 0.73 H .3 | R/W | Bit 3 of port 0D |
| P0D2 | FLG | 0.73H. 2 | R/W | Bit 2 of port 0D |
| P0D1 | FLG | 0.73H. 1 | R/W | Bit 1 of port 0D |
| PODO | FLG | 0.73H.0 | R/W | Bit 0 of port 0D |
| P0E3 | FLG | 0.6EH. 3 | R/W | Bit 3 of port 0E |
| P0E2 | FLG | 0.6EH. 2 | R/W | Bit 2 of port 0E |
| P0E1 | FLG | 0.6EH. 1 | R/W | Bit 1 of port 0E |
| POE0 | FLG | 0.6EH. 0 | R/W | Bit 0 of port 0E |
| P0F1 | FLG | 0.6FH. 1 | R | Bit 1 of port 0F |
| POFO | FLG | 0.6FH.0 | R | Bit 0 of port 0F |

## Register file (control registers)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| SP | MEM | 0.81H | R/W | Stack pointer |
| SIOTS | FLG | 0.82H. 3 | R/W | Serial interface start flag |
| SIOHIZ | FLG | 0.82H. 2 | R/W | POD ${ }_{1} /$ SO pin function select flag |
| SIOCK1 | FLG | 0.82H. 1 | R/W | Bit 1 of serial clock select flag |
| SIOCKO | FLG | 0.82H.0 | R/W | Bit 0 of serial clock select flag |
| WDTRES | FLG | 0.83H. 3 | R/W | Watchdog timer reset flag |
| WDTEN | FLG | 0.83H.0 | R/W | Watchdog timer enable flag |
| TM1OSEL | FLG | 0.8BH. 3 | R/W | P0D3/TM1OUT pin function select flag |
| SIOEN | FLG | 0.8BH. 0 | R/W | Serial interface enable flag |
| P0EGPU | FLG | 0.8 CH .2 | R/W | POE group pull-up select flag (pull-up = 1) |
| POBGPU | FLG | 0.8 CH .1 | R/W | POB group pull-up select flag (pull-up $=1$ ) |
| POAGPU | FLG | 0.8CH. 0 | R/W | POA group pull-up select flag (pull-up = 1) |
| P0DBPU3 | FLG | 0.8DH. 3 | R/W | P0D3 pull-up select flag (pull-up $=1$ ) |
| P0DBPU2 | FLG | 0.8DH. 2 | R/W | POD2 pull-up select flag (pull-up = 1) |
| P0DBPU1 | FLG | 0.8DH. 1 | R/W | POD 1 pull-up select flag (pull-up = 1) |
| PODBPU0 | FLG | 0.8DH. 0 | R/W | PODo pull-up select flag (pull-up $=1$ ) |
| INT | FLG | 0.8FH. 0 | R | INT pin status flag |
| TMOEN | FLG | 0.91H. 3 | R/W | Timer 0 enable flag |
| TMORES | FLG | 0.91 H .2 | R/W | Timer 0 reset flag |
| TM0CK1 | FLG | 0.91 H .1 | R/W | Bit 1 of timer 0 count pulse select flag |
| TMOCK0 | FLG | 0.91 H .0 | R/W | Bit 0 of timer 0 count pulse select flag |
| TM1EN | FLG | 0.92H. 3 | R/W | Timer 1 enable flag |
| TM1RES | FLG | 0.92H. 2 | R/W | Timer 1 reset flag |
| TM1CK1 | FLG | 0.92H. 1 | R/W | Bit 1 of timer 1 count pulse select flag |
| TM1CK0 | FLG | 0.92H.0 | R/W | Bit 0 of timer 1 count pulse select flag |
| BTMISEL | FLG | 0.93 H .3 | R/W | Basic interval timer interrupt request clock select flag |
| BTMRES | FLG | 0.93 H .2 | R/W | Basic interval timer reset flag |
| BTMCK1 | FLG | 0.93 H .1 | R/W | Bit 1 of basic interval timer count pulse select flag |
| BTMCK0 | FLG | 0.93H.0 | R/W | Bit 0 of basic interval timer count pulse select flag |
| P0C3IDI | FLG | 0.9BH. 3 | R/W | $\mathrm{POC}_{3}$ input port disable flag (selects $\mathrm{ADC}_{3} / \mathrm{POC}_{3}$ pin function) |
| P0C2IDI | FLG | 0.9BH. 2 | R/W | POC 2 input port disable flag (selects $\mathrm{ADC}_{2} / \mathrm{POC}_{2}$ pin function) |
| P0C1IDI | FLG | 0.9BH. 1 | R/W | POC ${ }_{1}$ input port disable flag (selects ADC $_{1} /$ POC ${ }_{1}$ pin function) |
| POCOIDI | FLG | 0.9BH. 0 | R/W | POCo input port disable flag (selects ADCo/P0Co pin function) |
| P0CBIO3 | FLG | 0.9CH. 3 | R/W | $\mathrm{POC}_{3}$ input/output select flag (1 = output port) |
| P0CBIO2 | FLG | 0.9CH. 2 | R/W | P0C2 input/output select flag (1 = output port) |
| P0CBIO1 | FLG | 0.9 CH .1 | R/W | P0C 1 input/output select flag ( $1=$ output port) |
| P0CBIOO | FLG | 0.9CH. 0 | R/W | P0Co input/output select flag (1 = output port) |
| IEGMD1 | FLG | 0.9FH. 1 | R/W | Bit 1 of INT pin edge detection select flag |
| IEGMD0 | FLG | 0.9FH. 0 | R/W | Bit 0 of INT pin edge detection select flag |

Register file (control registers)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| ADCSTRT | FLG | 0.0A0H. 0 | R/W | A/D converter start flag (read: always "0") |
| ADCSOFT | FLG | 0.0A1H.3 | R/W | A/D converter mode select flag ( $1=$ single mode) |
| ADCCMP | FLG | 0.0A1H. 1 | R | A/D converter comparator comparison result flag (valid only in single mode) |
| ADCEND | FLG | 0.0A1H.0 | R | A/D converter conversion end flag |
| ADCCH3 | FLG | 0.0A2H.3 | R/W | Dummy flag |
| ADCCH2 | FLG | 0.0A2H. 2 | R/W | Dummy flag |
| ADCCH1 | FLG | 0.0A2H. 1 | R/W | Bit 1 of A/D converter channel select flag |
| ADCCH0 | FLG | 0.0A2H.0 | R/W | Bit 0 of $A / D$ converter channel select flag |
| P0DBIO3 | FLG | 0.0ABH. 3 | R/W | POD 3 input/output select flag ( $1=$ output port) |
| P0DBIO2 | FLG | 0.0ABH. 2 | R/W | POD2 input/output select flag ( $1=$ output port) |
| P0DBIO1 | FLG | 0.0ABH. 1 | R/W | POD ${ }_{1}$ input/output select flag ( $1=$ output port) |
| PODBIOO | FLG | 0.0ABH. 0 | R/W | POD ${ }_{0}$ input/output select flag ( $1=$ output port) |
| POEGIO | FLG | 0.0ACH. 2 | R/W | P0E group input/output select flag <br> ( $1=$ all POE as output port) |
| POBGIO | FLG | 0.0ACH. 1 | R/W | POB group input/output select flag ( 1 = all POB as output port) |
| POAGIO | FLG | 0.0ACH.0 | R/W | POA group input/output select flag <br> ( $1=$ all POA as output port) |
| IPSIO | FLG | 0.0AEH. 0 | R/W | Serial interface interrupt enable flag |
| IPBTM | FLG | 0.0AFH. 3 | R/W | Basic interval timer interrupt enable flag |
| IPTM1 | FLG | 0.0AFH. 2 | R/W | Timer 1 interrupt enable flag |
| IPTM0 | FLG | 0.0AFH. 1 | R/W | Timer 0 interrupt enable flag |
| IP | FLG | 0.0AFH.0 | R/w | INT pin interrupt enable flag |
| IRQSIO | FLG | 0.0BBH. 0 | R/W | Serial interface interrupt request flag |
| IRQBTM | FLG | 0.0BCH.0 | R/W | Basic interval timer interrupt request flag |
| IRQTM1 | FLG | 0.0BDH.0 | R/W | Timer 1 interrupt request flag |
| IRQTM0 | FLG | 0.0BEH.0 | R/W | Timer 0 interrupt request flag |
| IRQ | FLG | 0.0BFH.0 | R/W | INT pin interrupt request flag |

## Peripheral hardware registers

| Symbol Name | Attribute | Value | Read/Write | Description |
| :--- | :--- | :---: | :---: | :--- |
| SIOSFR | DAT | 01 H | R/W | Peripheral address of shift register |
| TM0M | DAT | 02 H | W | Peripheral address of timer 0 modulo register |
| TM1M | DAT | 03 H | W | Peripheral address of timer 1 modulo register |
| ADCR | DAT | 04 H | R/W | Peripheral address of A/D converter data register |
| TM0TM1C | DAT | 45 H | R | Peripheral address of timer 0 timer 1 count register |
| AR | DAT | 40 H | R/W | Peripheral address of address register for GET/PUT/ <br> PUSH/CALL/BR/MOVT/INC instruction |

## Others

| Symbol Name | Attribute | Value | Description |
| :--- | :--- | :---: | :--- |
| DBF | DAT | 0 FH | Fixed operand value of PUT, GET, and MOVT instructions |
| IX | DAT | 01 H | Fixed operand value of INC instruction |

Figure 21-2. Configuration of Control Register


Remark ( ) is the address when the assembler (AS17K) is used.
All the flags of the control register are registered to the device file as assembler reserved words, and are convenient for program development.

Figure 21-2. Configuration of Control Register


Note INT flag differs depending on the status of the INT pin at that time.

## 22. ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings ( $\mathrm{T} a=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition |  |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdo |  |  |  | -0.3 to +7.0 | V |
| A/D converter reference voltage | Vref |  |  |  | -0.3 to $V_{\text {DD }}+0.3$ | V |
| Input voltage | V | POA, POB, POC, POD, POE, POF, INT, $\overline{\text { RESET, XIN }}$ |  |  | -0.3 to Vdo + 0.3 | V |
| Output voltage | Vo |  |  |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| High-level output current | $1 \mathrm{H}^{\text {Note }}$ | Per P0A, P0B, or P0C |  | Peak value | -15 | mA |
|  |  |  |  | Effective value | -7.5 | mA |
|  |  | Total of POA, POB, and POC |  | Peak value | -30 | mA |
|  |  |  |  | Effective value | -15 | mA |
| Low-level output current | IoL ${ }^{\text {Note }}$ | Per P0A, P0B, or P0C |  | Peak value | 15 | mA |
|  |  |  |  | Effective value | 7.5 | mA |
|  |  | Per POD or P0E |  | Peak value | 30 | mA |
|  |  |  |  | Effective value | 15 | mA |
|  |  | Total of POA, POB, POC, POD, and POE |  | Peak value | 100 | mA |
|  |  |  |  | Effective value | 50 | mA |
| Operating temperature | Topt |  |  |  | -40 to +110 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | Pd | $\mathrm{T}_{\mathrm{a}}=85^{\circ} \mathrm{C}$ | 28-pin plastic shrink DIP |  | 140 | mW |
|  |  |  | 28-pin plastic SOP |  | 85 | mW |

Note $\quad[$ Effective value $]=[$ Peak value $] \times \sqrt{\text { Duty }}$

Caution If the value of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are the values exceeding which may physically damage the product. Be sure to use the product with these values not exceeded.

Recommended Supply Voltage Range ( $\mathrm{Ta}=-40$ to $+110{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdo | CPU (other than A/D converter and POC circuit) | $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ to 2 MHz | 2.7 |  | 5.5 | V |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ to 4 MHz | 3.6 |  | 5.5 | V |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ to 8 MHz | 4.5 |  | 5.5 | V |
|  |  | A/D converter | Absolute accuracy: $\pm 1.5 \mathrm{LSB}, 2.5 \mathrm{~V} \leq$ $V_{\text {REF }} \leq V_{D D}$ | 4.0 |  | 5.5 | V |
|  |  | POC circuit (mask option) | $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ to 4 MHz | 4.5 |  | 5.5 | V |

DC Characteristics (VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+110{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathbf{H} 1}$ | POA, POB, POC, POD, POE, POF |  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | VDD | V |
|  | $\mathrm{V}_{1+2}$ | $\overline{R E S E T}, \overline{\text { SCK, SI, INT }}$ |  |  | 0.8Vdd |  | VDD | V |
|  | Vінз | XIn |  |  | VDD-0.5 |  | VDD | V |
| Input voltage, low | VIL1 | POA, POB, POC, POD, POE, POF |  |  | 0 |  | 0.3 VDD | V |
|  | VIL2 | $\overline{R E S E T}, \overline{\text { SCK, SI, INT }}$ |  |  | 0 |  | 0.2 VdD | V |
|  | VIL3 | XIn |  |  | 0 |  | 0.4 | V |
| Output voltage, high | Vон | P0A, POB, P0C |  | $\begin{aligned} & 4.5 \leq \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \\ & \mathrm{loH}=-1.0 \mathrm{~mA} \end{aligned}$ | VDD - 0.3 |  |  | V |
|  |  |  |  | $\begin{aligned} & 2.7 \leq \mathrm{V} D D<4.5 \\ & \mathrm{I} \mathrm{IOH}=-0.5 \mathrm{~mA} \end{aligned}$ | VDD - 0.3 |  |  | V |
| Output voltage, low | Volı | POA, POB, POC, POD, POE |  | $\begin{aligned} & 4.5 \leq \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \\ & \mathrm{loL}=1.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.3 | V |
|  |  |  |  | $\begin{aligned} & 2.7 \leq \mathrm{VDD}<4.5 \\ & \mathrm{loL}=0.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.3 | V |
|  | Vol2 | $\begin{aligned} & \text { POD, POE } \\ & \text { IoL }=15 \mathrm{~mA} \end{aligned}$ |  | $4.5 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5$ |  |  | 1.0 | V |
|  |  |  |  | $2.7 \leq \mathrm{VDD}^{2} 4.5$ |  |  | 2.0 | V |
| Input leakage current, high | ІІІн | POA, POB, POC, POD, POE, POF VIN $=$ VDD |  |  |  |  | 5 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL | POA, POB, POC, POD, P0E, POF $\quad \mathrm{V}$ IN $=0 \mathrm{~V}$ |  |  |  |  | -5 | $\mu \mathrm{A}$ |
| Output leakage current, high | ILon | POA, POB, POC, POD, POE |  | $V_{\text {OUT }}=\mathrm{V}_{\text {DD }}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Output leakage current, low | ILoL | POA, POB, POC, POD, POE |  | Vout $=0 \mathrm{~V}$ |  |  | -5 | $\mu \mathrm{A}$ |
| Internal pull-up resistorNote 1 | Rpull | POA, POB, POE, POF, RESET, INT |  |  | 50 | 100 | 250 | $\mathrm{k} \Omega$ |
|  |  | POD |  |  | 3 | 10 | 30 | k $\Omega$ |
| Supply current ${ }^{\text {Note } 2}$ | Idod | Operation mode | $\mathrm{f}_{\mathrm{x}}=8.0 \mathrm{MHz}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  | 2.0 | 4.5 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=4.0 \mathrm{MHz}$ | $V \mathrm{DD}=5 \mathrm{~V} \pm 10 \%$ |  | 1.4 | 3.3 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=2.0 \mathrm{MHz}$ | $\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%$ |  | 0.5 | 1.5 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  | 0.9 | 1.7 | mA |
|  |  |  |  | $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |  | 0.3 | 1.0 | mA |
|  | Ido2 | HALT mode | $\mathrm{f}_{\mathrm{x}}=8.0 \mathrm{MHz}$ | $\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$ |  | 1.0 | 2.0 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=4.0 \mathrm{MHz}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  | 0.9 | 1.9 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=2.0 \mathrm{MHz}$ | $V \mathrm{VDD}=3 \mathrm{~V} \pm 10 \%$ |  | 0.3 | 1.0 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  | 0.7 | 1.5 | mA |
|  |  |  |  | $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |  | 0.3 | 0.9 | mA |
|  | Idd3 | STOP mode | $V_{\text {DD }}=5 \mathrm{~V} \pm 10 \%$ |  |  | 3.0 | 30 | $\mu \mathrm{A}$ |
|  |  |  | V DD $=3 \mathrm{~V} \pm 10$ \% |  |  | 2.0 | 30 | $\mu \mathrm{A}$ |

Notes 1. The pull-up resistors of POF, $\overline{R E S E T}$, and INT are mask options.
2. Excluding the current of the $A / D$ converter and POC circuit, and the current flowing into the internal pull-up resistor.

AC Characteristics (VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+110{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock cycle time (instruction execution time) | toy | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 1.9 |  | 41 | $\mu \mathrm{s}$ |
|  |  | $V_{D D}=3.6$ to 5.5 V | 3.9 |  | 41 | $\mu \mathrm{S}$ |
|  |  |  | 7.9 |  | 41 | $\mu \mathrm{s}$ |
| INT input frequency (TM0 count clock input) | fint |  | 0 |  | 400 | kHz |
| INT high-, low-level width (external interrupt input) | tinth, <br> tintl | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | 50 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsi | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | 50 |  |  | $\mu \mathrm{s}$ |
| $\overline{\mathrm{RLS}}$ low-level width | trlsL | $\mathrm{VDD}=4.5$ to 5.5 V | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | 50 |  |  | $\mu \mathrm{s}$ |

Remark $\quad t c y=16 / f_{x}$ ( $f_{x}$ : system clock oscillation frequency)

## Interrupt input timing


$\overline{\text { RESET }}$ input timing


## $\overline{R L S}$ input timing



Serial transfer operation ( $\mathrm{VDD}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+110^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tricy | Input | $V_{\text {DD }}=4.5$ to 5.5 V |  | 2.0 |  |  | $\mu \mathrm{S}$ |
|  |  |  |  |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | Output | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega, \\ & \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ | $V_{\text {dD }}=4.5$ to 5.5 V | 2.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 8 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Internal pull-up,$C L=100 \mathrm{pF}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 32 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 64 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { SCK }}$ high-, low-level width | tкн, <br> tkL | Input | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  | 1.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 5.0 |  |  | $\mu \mathrm{s}$ |
|  |  | Output | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ <br> Internal pull-up, $C L=100 \mathrm{pF}$ | $\mathrm{V} \mathrm{DD}=4.5$ to 5.5 V | tkcr/2-0.6 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | tkcr/2-1.2 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  | $V_{\text {DD }}=4.5$ to 5.5 V | tkcr/2-12 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | tkcr/2-24 |  |  | $\mu \mathrm{s}$ |
| SI setup time (to SCK $\uparrow$ ) | tsık |  |  |  | 100 |  |  | ns |
| SI hold time (from $\overline{\text { SCK }} \uparrow$ ) | tksı |  |  |  | 100 |  |  | ns |
| SO output delay time from $\overline{\text { SCK }} \downarrow$ | tkso | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | VDD $=4.5$ to 5.5 V |  |  | 0.8 | $\mu \mathrm{s}$ |
|  |  |  |  |  |  |  | 1.4 | $\mu \mathrm{s}$ |
|  |  | Internal pull-up,$C L=100 \mathrm{pF}$ |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | 14 | $\mu \mathrm{s}$ |
|  |  |  |  |  |  |  | 26 | $\mu \mathrm{s}$ |

Remark RL: load resistance of output line
CL: load capacitance of output line


## Serial transfer timing



A/D Converter (VDD $=4.0$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+110^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 8 | 8 | 8 | bit |
| Absolute accuracy ${ }^{\text {Note }} 1$ |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {dD }}$ |  |  | $\pm 1.5$ | LSB |
| Conversion time ${ }^{\text {Note } 2}$ | tconv |  |  |  | 25 tcr | $\mu \mathrm{s}$ |
| Analog input voltage | Vadin |  | 0 |  | Vref | V |
| Reference input voltage | Vref |  | 2.5 |  | VDD | V |
| A/D converter circuit current | $I_{\text {adc }}$ | When A/D converter operates |  | 1.0 | 2.0 | mA |
| Vref pin current | I feF |  |  | 0.1 | 0.3 | mA |

Notes 1. Absolute accuracy excluding quantization error ( $\pm 0.5 \mathrm{LSB}$ )
2. Time since a conversion start instruction has been executed until conversion ends (ADCEND = 1) $(50 \mu \mathrm{~s}$ at 8 MHz$)$.

Remark $\quad t c y=16 / f_{x}$ ( $f_{x}$ : system clock oscillation frequency)

POC Circuit (mask option $\left.{ }^{\text {Note } 1}\right)\left(\mathrm{VDD}_{\mathrm{d}}=2.7\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+110{ }^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. |
| :--- | :---: | :---: | :---: | :---: | :---: |
| UOC detection voltage ${ }^{\text {Note 2 }}$ | V品 |  | 3.6 | 4.0 | 4.45 |
| Supply voltage fall speed | tpocs |  |  |  | 0.08 |
| Reset detection pulse width | tsamp |  | 1 |  |  |
| POC circuit current | IPoc |  |  | 3.0 | 10 |

Notes 1. The POC circuit can be used in an application circuit that operates at $\mathrm{VDD}=4.5$ to 5.5 V , $\mathrm{f}_{\mathrm{x}}=400 \mathrm{kHz}$ to 4 MHz .
2. This is the voltage at which the POC circuit clears its internal reset operation. The internal reset is cleared when Vpoc < Vdd.

Oscillator Characteristics ( $\mathrm{VdD}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+110{ }^{\circ} \mathrm{C}$ )

| ResonatorNote | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic resonator |  | Oscillation frequency |  | 0.39 |  | 2.04 |
|  |  |  | $V_{D D}=3.6$ to 5.5 V | 0.39 |  | 4.08 |
|  |  | $V_{D D}=4.5$ to 5.5 V | 0.39 |  | 8.16 | MHz |

Note Do not use a resonator whose oscillation growth time exceeds 2 ms .

Recommended Ceramic Resonator ( $\mathrm{T} a=-40$ to $+110^{\circ} \mathrm{C}$ )

| Manufac- <br> turer | Part Number | Recommended Constants |  |  | Operating Supply Voltage [V] |  | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C1 [pF] | C2 [pF] | $\mathrm{Rd}[\mathrm{k} \Omega$ ] | MIN. | MAX. |  |
| Murata <br> Mfg. Co. | CSB400JA | 220 | 220 | 5.6 | 2.7 | 5.5 | For automotive electronics |
|  | CSA2.00MGA040 | 100 | 100 | 0 | 2.7 | 5.5 |  |
|  | CST2.00MGA040 | Unnecessary (C-contained type) |  | 0 | 2.7 | 5.5 |  |
|  | CSA4.00MGA | 30 | 30 | 0 | 3.6 | 5.5 |  |
|  | CST4.00MGWA | Unnecessary (C-contained type) |  | 0 | 3.6 | 5.5 |  |
|  | CSA8.00MTZA | 30 | 30 | 0 | 4.5 | 5.5 |  |
|  | CST8.00MTWA | Unnecessary (C-contained type) |  | 0 | 4.5 | 5.5 |  |

## External Circuit Example


23. CHARACTERISTIC CURVE (REFERENCE VALUE)

lol vs. Vol Characteristic Example 1 (POA, POB, POC)


Caution The absolute maximum rating is 15 mA (peak value) per pin.

Iol vs. Vol Characteristics Example 2 (POD, POE)


Caution The absolute maximum rating is 30 mA (peak value) per pin.


Caution The absolute maximum rating is $\mathbf{- 1 5} \mathrm{mA}$ (peak value) per pin.

## 24. PACKAGE DRAWINGS

## 28 PIN PLASTIC SHRINK DIP (400 mil)



NOTES

1) Each lead centerline is located within 0.17 mm ( 0.007 inch) of its true position (T.P.) at maximum material condition.
2) Item " $K$ " to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 28.46 MAX. | 1.121 MAX. |
| B | 2.67 MAX. | 0.106 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 0.85 MIN. | 0.033 MIN. |
| G | $3.2 \pm 0.3$ | $0.126 \pm 0.012$ |
| H | 0.51 MIN. | 0.020 MIN. |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 10.16 (T.P.) | 0.400 (T.P.) |
| L | 8.6 | 0.339 |
| M | $0.25_{-0.0}^{+0.10}$ | $0.010_{-0.000}^{+0.004}$ |
| N | 0.17 | 0.007 |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | S28C-70-400B-1 |

Caution The ES model differs from the mass-produced model in terms of outline dimensions and materials. Refer to the drawing of the ES model.


Caution The ES model differs from the mass-produced model in terms of outline dimension and materials. Refer to the drawing of the ES model.

## 28 PIN CERAMIC SHRINK DIP (400 mil) (For ES)



## NOTES

1) Each lead centerline is located within 0.25 mm ( 0.01 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 28.0 MAX. | 1.103 MAX. |
| B | 5.1 MAX. | 0.201 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.46 \pm 0.05$ | $0.018 \pm 0.002$ |
| F | 0.8 MIN. | 0.031 MIN. |
| G | $3.0 \pm 1.0$ | $0.118 \pm 0.04$ |
| H | 1.0 MIN. | 0.039 MIN. |
| I | 2.7 | 0.106 |
| J | 4.3 MAX. | 0.170 MAX. |
| K | 10.16 (T.P.) | 0.400 (T.P.) |
| L | 9.84 | 0.387 |
| M | $0.25 \pm 0.05$ | $0.010_{-0.000}^{+0.002}$ |
| N | 0.25 | 0.010 |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | P28D-70-400B-1 |

## 28 PIN CERAMIC SOP (For ES)



## 25. RECOMMENDED SOLDERING CONDITIONS

Solder this product under the following recommended conditions.
For details of the recommended soldering conditions, refer to Information Document Semiconductor Device Mounting Technology Manual (C10535E).

For the other soldering conditions and methods, consult NEC.

Table 25-1. Soldering Conditions of Surface Mount Type

```
\muPD17145GT(A1)- }\times\times\times\mathrm{ : 28-pin plastic SOP (375 mil)
\muPD17147GT(A1)-×\timesx: 28-pin plastic SOP (375 mil)
\muPD17149GT(A1)- }\times\times\times: 28-pin plastic SOP (375 mil)
```

| Soldering Method | Soldering Condition | Symbol of Recommended Condition |
| :---: | :---: | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. ( $210{ }^{\circ} \mathrm{C}$ min.), Number of times: 2 max., Duration ${ }^{\text {Note }}$ : 7 (after that, prebaking is necessary for 20 hours at $125^{\circ} \mathrm{C}$.) <Remarks> <br> (1) Start second reflow after the device temperature that has risen because of the first reflow has fallen to room temperature. <br> (2) Do not clean flux with water after the first reflow. | IR35-207-2 |
| VPS | Package peak temperature: $215{ }^{\circ} \mathrm{C}$, Time: 40 seconds max. ( $200{ }^{\circ} \mathrm{C}$ min.), Number of times: 2 max., Duration ${ }^{\text {Note }}$ : 7 (after that, prebaking is necessary for 20 hours at $125^{\circ} \mathrm{C}$.) <Remarks> <br> (1) Start second reflow after the device temperature that has risen because of the first reflow has fallen to room temperature. <br> (2) Do not clean flux with water after the first reflow. | VP15-207-2 |
| Pin partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per side of device) | - |

Note Number of storage days after the dry pack was opened. Storage conditions: $25^{\circ} \mathrm{C}, 65 \% \mathrm{RH}$ max.

## Caution Do not use two or more soldering methods in combination (except pin partial heating).

Table 25-2. Soldering Conditions of Insertion Type
$\mu$ PD17145CT(A1)- $\times \times \times$ : 28-pin plastic shrink DIP (400 mil)
$\mu$ PD17147CT(A1)- $\times \times x$ : 28-pin plastic shrink DIP ( 400 mil )
$\mu$ PD17149CT(A1)- $\times \times \times$ : 28-pin plastic shrink DIP ( 400 mil )

| Soldering Method | Soldering Condition |
| :--- | :--- |
| Wave soldering (pin only) | Solder bath temperature: $260{ }^{\circ} \mathrm{C}$ max., Time: 10 seconds max. |
| Pin partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per side of pin) |

Caution When performing wave soldering, exercise care that only the pins are wetted with solder and that no part of the package must be wetted.

## APPENDIX A. FUNCTION COMPARISON BETWEEN $\mu$ PD17145 SUBSERIES AND THE $\mu$ PD17135A AND 17137A



|  | $\mu$ PD17145 | $\mu$ PD17147 | $\mu$ PD17149 | $\mu$ PD17135A | $\mu$ PD17137A |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillation stabilization <br> wait time | $128 \times 256$ counts |  | $512 \times 256$ counts |  |  |
| POC function | Mask option |  |  | Internal |  |
| Package | 28-pin plastic SDIP (400 mil) <br> 28-pin plastic SOP (375 mil) |  |  |  |  |
| One-time PROM | $\mu$ PD17P149 | $\mu$ PD17P137A |  |  |  |

Caution The $\mu$ PD17145 subseries is not pin-compatible with the $\mu$ PD17135A and 17137A. The $\mu$ PD17145 subseries does not include a product equivalent to the $\mu$ PD17134A and 17136A (RC oscillation type). For the electrical specifications of each product, refer to the Data Sheet of the product.

## APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for developing programs for the $\mu \mathrm{PD} 17145(\mathrm{~A} 1), 17147(\mathrm{~A} 1)$, and 17149(A1):

## Hardware

| Name | Outline |
| :--- | :--- |
| In-circuit emulator |  |
| $\begin{array}{l}\text { IE-17K, } \\ \text { IE-17K-ETNote 1, } \\ \text { EMU-17K }\end{array}$ |  |
|  | $\begin{array}{l}\text { IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators that can be used with any } \\ \text { products in the 17K series. IE-17K and IE-17K-ET are connected to PC-9800 series } \\ \text { or IBM PC/ATM as the host machine with RS-232-C. EMU-17K is inserted into an } \\ \text { expansion slot of the PC-9800 series. }\end{array}$ |
| These in-circuit emulators operate as the emulator for a device when used in |  |
| combination with the dedicated system evaluation board (SE board) of the device. |  |
| When man-machine interface, SIMPLEHOSTM, is used a sophisticated debugging |  |
| environment can be realized. EMU-17K also has a function that allows real-time |  |
| monitoring of the contents of the data memory. |  |$\}$

Notes 1. Low-cost model: external power supply type
2. This is a product of IC Corporation. For details, consult IC Corporation (Tokyo (03) 3447-3793).
3. Two EV-97500GT-28s are supplied with the EP-17K28GT. Five EV-9500GT-28s are separately available as a set.
4. These are products of Ando Electric Corporation. For details, consult Ando Electric Corporation (Tokyo (03) 3733-1151).

Software

| Name | Outline | Host Machine |  | OS | Supply <br> Media | Order Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17K series assembler (AS17K) | AS17K is an assembler that can be used with any products in the 17 K series. To develop the program of the $\mu \mathrm{PD} 17145(\mathrm{~A} 1)$, 17147(A1), and 17149(A1), the AS17K and a device file (AS17145, AS17147, or AS17149) are used in combination. | $\begin{gathered} \text { PC-9800 } \\ \text { series } \end{gathered}$ | MS-DOS ${ }^{\text {™ }}$ |  | 5"2HD | $\mu$ S5A10AS17K |
|  |  |  |  |  | 3.5"2HD | $\mu$ S5A13AS17K |
|  |  | IBM PC/AT | PC DOS ${ }^{\text {™ }}$ |  | 5"2HC | $\mu$ S7B10AS17K |
|  |  |  |  |  | 3.5"2HC | $\mu$ S7B13AS17K |
| Device file$\left(\begin{array}{l} \text { AS17145, } \\ \text { AS17147, } \\ \text { AS17149 } \end{array}\right)$ | AS17145, AS17147, and AS17149 are device files for the $\mu$ PD17145(A1), 17147(A1), 17149(A1), and $\mu$ PD17P149. They can be used in combination with the assembler for the 17 K series (AS17K). | $\begin{aligned} & \text { PC-9800 } \\ & \text { series } \end{aligned}$ | MS-DOS |  | 5"2HD | $\mu$ S5A10AS17145 ${ }^{\text {Note }}$ |
|  |  |  |  |  | 3.5 "2HD | $\mu$ S5A13AS17145 ${ }^{\text {Note }}$ |
|  |  | IBM PC/AT | PC DOS |  | 5"2HC | $\mu$ S7B10AS17145 ${ }^{\text {Note }}$ |
|  |  |  |  |  | 3.5 "2HC | $\mu$ S7B13AS17145 ${ }^{\text {Note }}$ |
| Support software (SIMPLEHOST) | SIMPLEHOST is software that serves as man-machine interface on Windows ${ }^{\text {TM }}$ when a program is developed by using an in-circuit emulator and a personal computer. | $\begin{aligned} & \text { PC-9800 } \\ & \text { series } \end{aligned}$ | MS-DOS | Windows | 5"2HD | $\mu$ S5A10IE17K |
|  |  |  |  |  | 3.5 "2HD | $\mu$ S5A13IE17K |
|  |  | IBM PC/AT | PC DOS |  | 5"2HC | $\mu$ S7B10IE17K |
|  |  |  |  |  | 3.5 "2HC | $\mu$ S7B13IE17K |

Note $\quad \mu \mathrm{S} \times \times \times \times$ AS17145 includes AS17145, AS17147, and AS17149.

Remark The version of the OS supported is as follows:

| OS | Version |
| :---: | :--- |
| MS-DOS | Ver. 3.30 to Ver. 5.00A ${ }^{\text {Note }}$ |
| PC DOS | Ver. 3.1 to Ver. 5.0 ${ }^{\text {Note }}$ |
| Windows | Ver. 3.0 to Ver. 3.1 |

Note Although MS-DOS Ver.5.00/5.00A and PC DOS Ver. 5.0 have a task swap function, this function cannot be used with this software.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.1. Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951
NEC do Brasil S.A.
Cumbica-Guarulhos-SP, Brasil
Tel: 011-6465-6810
Fax: 011-6465-6829

# SIMPLEHOST is a trademark of NEC Corporation. <br> MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. PC/AT and PC DOS are trademarks of IBM Corporation. 


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade,
they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

